|
ROLE
 Author only
BOOKMARK & SHARE
|
|
1
August 1997
ICPP '97: Proceedings of the international Conference on Parallel Processing
Publisher: IEEE Computer Society
We present a uniform framework for a classical problem, redistribution of a multi-dimensional array. Using a generalized circulant matrix formalism, we derive eficient direct, indirect a,nd hybrid contention-free communication schedules. Our indirect schedule reduces the number of communication steps significantly compared with the previous approaches. Our approach exploits the regularity ...
2
October 1996
SPDP '96: Proceedings of the 8th IEEE Symposium on Parallel and Distributed Processing (SPDP '96)
Publisher: IEEE Computer Society
We present new algorithmic techniques for a classical research problem, runtime redistribution of an array from one block-cyclic layout to another. Our methodology for reducing communication overheads is based on a generalized circulant matrix formalism. Using this formalism, we derive direct, indirect, and hybrid communication schedules for the cyclic redistribution ...
Keywords:
Block-cyclic redistribution, HPF, MPI, Circulant matrices.
3
September 1995
CAMP '95: Proceedings of the Computer Architectures for Machine Perception
Publisher: IEEE Computer Society
We propose architecture independent parallel algorithms for solving perceptual grouping tasks on distributed memory machines. Given an n/spl times/n image, using P processors, we show that these tasks can be performed in O(n/sup 2//P) computation time and 20/spl radic/(P)T/sub d/+8(logP)T/sub d/+(40n//spl radic/(P)+20P)/spl tau//sub d/ communication time, where T/sub d/ is ...
Keywords:
MPI message passing standard, communication startup time, perceptual grouping, transmission rate, 16 node Cray T3D, CM-5, feature extraction, message passing, parallel algorithms, architecture independent parallel algorithms, communication time, distributed memory systems, communication complexity, computation time, computational complexity, distributed memory machines, edge detection, high performance computing platforms, line segment extraction, processing nodes
|
|
