ISCA '09: Proceedings of the 36th annual international symposium on Computer architecture
Citation Count: 6
Downloads (6 Weeks): 0, Downloads (12 Months): 19, Downloads (Overall): 1,436
Full text available:
Many-cache is a memory architecture that efficiently supports caching in commercially available FPGAs. It facilitates FPGA programming for high-performance computing (HPC) developers by providing them with memory performance that is greater and power consumption that is less than their current CPU platforms, but without sacrificing their familiar, C-based programming environment. ...
c-to-gates, c-to-hardware, caches, co-processor accelerator, fpga, many-cache, synthesis compiler
Also published in:
ACM SIGARCH Computer Architecture News: Volume 37 Issue 3, June 2009
FPGA '09: Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
CHiMPS is a C-based compiler for high-performance computing (HPC) on heterogeneous CPU-FPGA computing platforms. CHiMPS efficiently supports random accesses to main memory through the many-cache memory model, enabling a broader range of applications to take advantage of FPGA-based acceleration. Many-cache creates multiple caches on top of an FGPA's small, independent ...
c-to-gates, c-to-hardware, caches, co-processor accelerators, fpga
FPGA '08: Proceedings of the 16th international ACM/SIGDA symposium on Field programmable gate arrays
This poster describes CHiMPS, a toolflow that aims to provide software developers with a way to program hybrid CPU-FPGA platforms using familiar tools, languages, and techniques. CHiMPS starts with C and produces a specialized spatial dataflow architecture that supports coherent caches and the shared-memory programming model. The toolflow is designed ...
FPGA, FPGA accelerators, c-to-gates, high-performance computing, reconfigurable computing
FPL '98: Proceedings of the 8th International Workshop on Field-Programmable Logic and Applications, From FPGAs to Computing Paradigm