Author image not provided
 Weiwu Hu

Add personal information
  Affiliation history
Bibliometrics: publication history
Average citations per article1.50
Citation Count6
Publication count4
Publication years2013-2014
Available for download1
Average downloads per article350.00
Downloads (cumulative)350
Downloads (12 Months)17
Downloads (6 Weeks)3
Arrow RightAuthor only

See all colleagues of this author

See all subject areas


4 results found Export Results: bibtexendnoteacmrefcsv

Result 1 – 4 of 4
Sort by:

March 2014 IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems: Volume 33 Issue 3, March 2014
Publisher: IEEE Press
Citation Count: 0

The ever-intensifying time-to-market pressure imposes great challenges on the pre-silicon design phase of hardware. Before the tape-out, a pre-silicon design has to be thoroughly inspected by time-consuming functional verification and code review to exclude bugs. For functional verification and code review, a critical issue determining their efficiency is the allocation ...

September 2013 IEEE Transactions on Computers: Volume 62 Issue 9, September 2013
Publisher: IEEE Computer Society
Citation Count: 1

To efficiently and effectively debug silicon bugs, a promising solution is to determinize the chip, so that the buggy silicon behaviors can be faithfully reproduced on a RTL simulator. In this paper, we propose a novel scheme, named LDet, to determinize a chip through removing the nondeterminism in transfers crossing ...
Keywords: Clocks,Synchronization,Debugging,Receivers,Silicon,Time frequency analysis,Hardware,FIFO,Determinism,chip,synchronization,clock domain crossing,global clock,asynchronous,heterochronous,post-silicon debugging

3 published by ACM
April 2013 ACM Transactions on Architecture and Code Optimization (TACO): Volume 10 Issue 1, April 2013
Publisher: ACM
Citation Count: 1
Downloads (6 Weeks): 3,   Downloads (12 Months): 17,   Downloads (Overall): 350

Full text available: PDFPDF
Debugging parallel programs is a well-known difficult problem. A promising method to facilitate debugging parallel programs is using hardware support to achieve deterministic replay on a Chip Multi-Processor (CMP). As a Design-For-Debug (DFD) feature, a practical hardware-assisted deterministic replay scheme should have low design and verification costs, as well as ...
Keywords: CMP, design for debug, global clock, physical time order, Deterministic replay, pending period

February 2013 Microprocessors & Microsystems: Volume 37 Issue 1, February, 2013
Publisher: Elsevier Science Publishers B. V.
Citation Count: 2

Predictive modeling is an emerging methodology for microarchitectural design space exploration. However, this method suffers from high costs to construct predictive models, especially when unseen programs are employed in performance evaluation. In this paper, we propose a fast predictive model-based approach for microarchitectural design space exploration. The key of our ...
Keywords: Model tree, Predictive models, Microarchitecture, Design space exploration

The ACM Digital Library is published by the Association for Computing Machinery. Copyright © 2018 ACM, Inc.
Terms of Usage   Privacy Policy   Code of Ethics   Contact Us