Razor: A Low-Power Pipeline Based on Circuit-Level Timing Speculation

Full Text:

PDF

Get this Article

Authors:	Dan Ernst	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Nam Sung Kim	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Shidhartha Das	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Sanjay Pant	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Rajeev Rao	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Toan Pham	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Conrad Ziesler	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	David Blaauw	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Todd Austin	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI
	Krisztian Flautner	ARM Ltd, 110 Fulbourn Road, Cambridge, UK CB1 9NJ
	Trevor Mudge	Advanced Computer Architecture Lab, The University of Michigan, 1301 Beal Ave, Ann Arbor, MI

	2003 Article
Bibliometrics
· Citation Count: 251 · Downloads (cumulative): 1,646 · Downloads (12 Months): 52 · Downloads (6 Weeks): 7

Published in:

	· Proceeding
	MICRO 36 Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
	Page 7 December 03 - 05, 2003 IEEE Computer Society Washington, DC, USA ©2003 table of contents ISBN:0-7695-2043-X

Tools and Resources