Abstract
This paper introduces a methodology, called hierarchical execution, which reduces stalls caused by pipeline interlocks such as data and control dependencies. Since a lot of software has been accumulated in mainframe computer systems as object code, it is important to improve performance without having to recompile the code for optimization. Our methodology consists of a simple pre-ALU that generates results, with shorter latency than the main ALU, asynchronously, which reduces the overhead especially for address generation interlocks and branch instructions. This method was implemented in Hitachi's mainframe processors, M-680 and M-880. In M-680, the pre-ALU, together with the instruction decoder, processes instructions in superpipelined fashion, which further improves performance. The aggregate effect of hierarchical execution on CPU time, for evaluated benchmarks, is 10% on average, with only a 1.6% increase in hardware. Therefore, we can roughly say that the hierarchical execution method improved cost performance by 8%.
- IBM, Enterprise Systems Architecture/390 Principles of Operation, second edition, 1993Google Scholar
- J. Novitsky, M. Azimi and R. Ghaznavi, "Optimizing Systems Performance Based on Pentium<sup>TM</sup> Processors," Proc. Compcon Spring '93, pp. 63-72, Feb. 1993.Google Scholar
Cross Ref
- J. Circello and F. Goodrich, "The Motorola 68060 Microprocessor," Proc. Compcon Spring '93, pp. 73-78, Feb. 1993.Google Scholar
Cross Ref
- C.R. Moore, "The PowerPC<sup>TM</sup> 601 Microprocessor," Proc. Compcon Spring '93, pp. 109-116, Feb. 1993.Google Scholar
- D. Dobberpuhl, R.T. Witek, R. Allmon, R. Anglin, D. Bertucci, S. Britton, L. Chao, R.A. Conrad, D.E. Dever, B. Gieseke, S.M.N. Hassoun, G.W. Hoeppner, K. Kuchler, M. Ladd, B.M. Leary, L. Madden, E.J. McLellan, D.R. Meyer, J. Montanaro, D.A. Priore, V. Rajagopalan, S. Samudrala and S. Santhanam, "A 200 MHz 64 Bit Dual Issue CMOS Microprocessor," IEEE J. Solid-State Circuits, vol. 27, no. 11, pp. 1,555-1,567, Nov. 1992.Google Scholar
Cross Ref
- E. Delano, W. Walker, J. Yetter and M. Forsyth, "A High Speed Superscalar PA-RISC Processor," Proc. Compcon Spring '92, Feb. 1992. Google Scholar
Digital Library
- "The SPARC Architecture Manual Version 8," SPARC International, Prentice Hall, 1992. Google Scholar
Digital Library
- W.J. Nohilly and V.T. Lund, "IBM ES/9000<sup>TM</sup> System Architecture and Hardware," Proc. ICCD '91, pp. 540-543, Oct. 1991. Google Scholar
Digital Library
- Y. Shintani, K. Inoue, E. Kamada, T. Shonai, K. Wada, S. Abe and K. Wakai, "Logic Design for a High Performance Mainframe Computer, The HITAC M-880 Processor," Proc. ICCD '91, pp. 14-20, Oct. 1991. Google Scholar
Digital Library
- A. Bashteen, I. Lui and J. Mullan, "A Superpipeline Approach to the MIPS Architecture," Proc. Compcon Spring '91, pp. 8-12, Feb. 1991.Google Scholar
Cross Ref
- G.F. Grohoski, "Machine Organization of the IBM RISC System/6000 Processor," IBM J. Research and Development, vol. 34, no. 1, pp. 37-58, Jan. 1990. Google Scholar
Digital Library
- J.E. Smith, "Dynamic Instruction Scheduling and the Astronautics ZS-1," Computer, vol. 22, no. 7, pp. 21-35, July 1989 Google Scholar
Digital Library
- R.M. Tomasulo, "An Efficient Algorithm for Exploiting Multiple Arithmetic Units," IBM J. Research and Development, pp. 25-33, Jan. 1967.Google Scholar
Digital Library
- Y. Shintani, K. Inoue, E. Kamada and T. Shonai, "A Performance and Cost Analysis of Applying Superscalar Method to Mainframe Computers," IEEE Trans. Computers, vol. 44, no. 7, July 1995 Google Scholar
Digital Library
Index Terms
- Hierarchical Execution to Speed Up Pipeline Interlock in Mainframe Computers
Recommendations
A Performance and Cost Analysis of Applying Superscalar Method to Mainframe Computers
This paper presents the results of evaluating the increased performance and cost of mainframe computers with superscalar architectures. Since mainframe users demand object compatibility, we assume the same object as that of nonsuperscalar machines. We ...
Efficient embedded code generation with multiple load-store instructions
In a recent study, we discovered that many single load-store operations in embedded applications can be parallelized and thus encoded simultaneously in a single-instruction multiple-data instruction, called the multiple load-store (MLS) instruction. In ...
Evaluation of scheduling techniques on a SPARC-based VLIW testbed
MICRO 30: Proceedings of the 30th annual ACM/IEEE international symposium on MicroarchitectureThe performance of Very Long Instruction Word (VLIW) microprocessors depends on the close cooperation between the compiler and the architecture. This paper evaluates a set of important compilation techniques and related architectural features for VLIW ...




Comments