Abstract
As part of a microcoding project, we developed a simulator that offers a relatively high level view of a micromachine. The simulator supports all out a few features of the hardware, and provides a more friendly environment for the microprogrammer. In addition, the simulator supports a number of microprogramming conventions at a level inaccessible to the hardware. The simulator was implemented in a high level language, which contributed to its timely delivery and flexibility and did not detract from its efficiency. The simulator has been used to validate all of our microcode, with considerable success. Over 98% of microcode bugs have been found during simulation. The credibility of our microcode by the time it reaches hardware has also improved the detection and correction of hardware bugs.
- 1 F. P. Brooks, The Mythical Man-Month, Addison-Wesley Publishing Co., Reading, Mass. (1975). Google Scholar
Digital Library
- 2 P. J. Drongowski and C. W. Rose, "ISP: A Register Transfer Language for the Simulation of Multiprocessor Digital Systems," Proceedings of the Twelfth Annual Microprogramming Workshop, Hershey, Pennsylvania, November 18-21, 1979.Google Scholar
- 3 D. E. Knuth, "An Empirical Study of FORTRAN Programs," Software Practice and Experience vol. 1 (1971), pp. 105-133.Google Scholar
Cross Ref
- 4 J. Nash and M. Spak, "Hardware and Software Tools for the Development of a Micro-programmed Microprocessor," Proceedings of the Twelfth Annual Microprogramming Workshop, Hershey, Pennsylvania, November 18-21, 1979. Google Scholar
Digital Library
- 5 P. Prinetto, "An Interactive Microprogram Simulator," Proceedings of the Twelth Annual Microprogramming Workshop, Hershey, Pennsylvania, November 18-21,1979.Google Scholar
- 6 W. Sherwood, "A Hybrid Scheduling Technique for Hierarchical Logic Simulators," Proceedings of the 16th Design Automation Conference, San Diego, Calif., June 25-28, 1979, pp. 249-254. Google Scholar
Digital Library
Index Terms
Experience with a high level micromachine simulator
Recommendations
Experience with a high level micromachine simulator
MICRO 12: Proceedings of the 12th annual workshop on MicroprogrammingAs part of a microcoding project, we developed a simulator that offers a relatively high level view of a micromachine. The simulator supports all out a few features of the hardware, and provides a more friendly environment for the microprogrammer. In ...
Sleipnir-An Instruction-Level Simulator Generator
ICCD '00: Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & ProcessorsInstruction-level simulators occupy a central role in the software development for embedded processors. They provide a convenient virtual platform for testing, debugging and optimizing code. They can be made available long before any hardware is ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...






Comments