Abstract
A scheme is developed by which multiway microprogram jumps may be made to any of 2n next possible microinstructions as a function of any selection of n > 1 logically independent tests. An efficient method of binding microinstructions to memory locations allows this to be done at very low cost, both in terms of speed and hardware.
Independent simultaneous tests are a necessity if horizontally microcodable machines are to continue to get wider, since algorithms presumably have fixed operations/tests ratios. This scheme will give parallelizers for such machines maximum flexibility in rearranging flow control.
- 1 CDC. Advanced Flexible Processor Microcode Cross Assembler (MICA) Reference Manual. Reference ManualGoogle Scholar
- 2 Fisher, J. A. The Optimization of Horizontal Microcode Within and Beyond Basic Blocks: An Application of Processor Scheduling with Resources. U.S. Department of Energy Report C00-3077-161, Courant Mathematics and Computing Laboratory, New York University, October, 1979.Google Scholar
Cross Ref
- 3 Foster, C. C.; and Riseman, E. M. Percolation of Code to Enhance Parallel Dispatching and Execution. IEEE Trans. Comp. 21, 12 (Dec. 1972), 1411-1415.Google Scholar
- 4 Grishman R. The Structure of the PUMA Computing System. Courant Mathematics and Computing Laboratory, New York University, 1978.Google Scholar
- 5 Landskov, D.; Davidson, S.; Shriver, B.; and Mallet, P. W. Local Microcode Compaction Techniques. to appear in Computing Surveys Google Scholar
Digital Library
- 6 Mallet, P. W. Methods of Compacting Microprograms. Ph.D. Th., University of Southwestern Louisiana, December 1978. Google Scholar
Digital Library
- 7 Patterson, D. A.; Lew K. and Tuck, R. Towards an Efficient Machine-Independent Language for Microprogramming. 12th Annual Microprogramming Workshop, SIGMICRO, 1979, pp. 22-35. Google Scholar
Digital Library
- 8 Riseman, E. M.; and Foster, C. C. The Inhibition of Potential Parallelism by Conditional Jumps. IEEE Trans. Comp. 21, 12 (Dec. 1972), 1405-1411.Google Scholar
- 9 Tjaden, G. S.; and Flynn, M. J. Detection and Parallel Execution of Independent Instructions. IEEE Trans. Comp. 19, 10 (Oct. 1970), 889-895.Google Scholar
Index Terms
2n-way jump microinstruction hardware and an effective instruction binding method
Recommendations
2n-way jump microinstruction hardware and an effective instruction binding method
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingA scheme is developed by which multiway microprogram jumps may be made to any of 2n next possible microinstructions as a function of any selection of n > 1 logically independent tests. An efficient method of binding microinstructions to memory locations ...
An Effective Instruction Fetch Policy for Simultaneous Multithreaded Processors
HPCASIA '04: Proceedings of the High Performance Computing and Grid in Asia Pacific Region, Seventh International ConferenceSimultaneous Multithreaded (SMT) processors improve the instruction throughput by allowing fetching and running instructions from several threads simultaneously at a single cycle. As the number of competing threads increasing, instruction throughput is ...






Comments