Abstract
A new microprogrammable computer with low-level parallelism was built and has been utilized as a research vehicle for solving different classes of research-oriented applications such as real-time processings on static/dynamic images, pictures and signals, and emulations of both existing and virtual machines including high (intermediate) level language machines.
The design goal of a research-oriented computer, QA-1, was to achieve a high degree of processing power and system flexibility by means of a low-level parallel processing organization combined with dynamically microprogrammable control. This paper describes the QA-1's architecture-tailorability to different classes of emulations for existing machines such as the PDP-11/40 and the HITAC-10, and for high-level language machines such as, BASIC and PASCAL machines. All the results obtained from these experiments, together with the ones from well-defined applications such as a real-time color animation presented in another paper, have clarified some drawbacks of the QA-1 in its architectural uniformity, high functionality and microprogram productivity. On the basis of these final evaluations of the QA-1, this paper proposes a new architecture for a next generation computer, QA-2.
- 1 S.Tomita, K.Shibayama, S.Oyanagi and H.Hagiwara, "Hardware Organization of a Low-Level Parallel Processor", Proc. of IFIP Congress 77, 855-860, 1977Google Scholar
- 2 H.Hagiwara, S.Tomita, S.Oyanagi and K.Shibayama, "A Dynamically Microprogrammable Computer with Low-Level Parallelism", IEEE Trans. Computers, C-29, 7, 577-595, 1980Google Scholar
Digital Library
- 3 B.W.Lampson and K.A.Pier, "A Processor for a High-Performance Personal Computer," Proc. of 7th Annual Symposium on Computer Architecture, 146-160, 1980 Google Scholar
Digital Library
- 4 S.H.Fuller, V.R.Lesser, C.G.Bell and C.H.Kaman, "The Effects of Emerging Technology and Emulation Requirements on Microprogramming", IEEE Trans. Computers, C-25, 10, 1000-1008, 1976Google Scholar
Digital Library
- 5 H.W.Lawson and B.K.Smith, "Functional Characteristics of a Multilingual Processor", IEEE Trans. Computers, C-20, 7, 732-742, 1971Google Scholar
Digital Library
- 6 W.T.Wilner, "Design of the Burroughs B1700", Proc. of AFIPS Conf., 41, 1972 FJCC, 489-497, 1972Google Scholar
- 7 M.J.Flynn, "Classes of Emulators", ACM SIGMICRO Newsletter, 8, 4, 34-35, 1977 Google Scholar
Digital Library
- 8 J.C.Demco and T.A.Marsland, "An Insight into PDP-11 Emulation", Proc. of 9th Workshop on Microprogramming, 20-26, 1976 Google Scholar
Digital Library
- 9 P.B.Hansen, "Concurrent PASCAL Machine", Information Science, California Institute of Technology Technical Report, 1975Google Scholar
- 10 Y.Chu, "High-Level Language Computer Architecture", Academic Press, 1975 Google Scholar
Digital Library
- 11 G.J.Myers, "Advances in Computer Architecture", John Wiley&Sons, 1978 Google Scholar
Digital Library
- 12 M.V.Wilkes, "Ten Years and More of Microprogramming", ACM SIGMICRO Newsletter, 8, 4, 11-13, 1977 Google Scholar
Digital Library
- 13 S.Davidson and B.D.Shriver, "An Overview of Firmware Engineering", IEEE Computer, 11, 5, 21-33, 1978Google Scholar
Digital Library
Index Terms
Performance evaluation and improvement of a dynamically microprogrammable computer with low-level parallelism
Recommendations
A Dynamically Microprogrammable Computer with Low-Level Parallelism
A new microprogrammable computer with low-level parallelism was built and has been utilized as a research vehicle for solving different classes of research-oriented applications such as real-time processings on static/dynamic images, pictures and ...
Performance evaluation and improvement of a dynamically microprogrammable computer with low-level parallelism
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingA new microprogrammable computer with low-level parallelism was built and has been utilized as a research vehicle for solving different classes of research-oriented applications such as real-time processings on static/dynamic images, pictures and ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...






Comments