Abstract
The microcode of the ECLIPSE MV/8000 controls the hardware to emulate an instruction set. In the MV/8000 the micro-architecture is defined and limited by the following constraints: 1) the desire to implement microcode in a limited number of locations; 2) the use of LSI technology; 3) a virtual memory architecture.
This paper will attempt to show how each of these factors contributed to the micro-architecture, to describe that architecture, and to relate some of the more interesting microcoding issues.
Index Terms
The micro-architecture of the ECLIPSE® MV/8000: Conception and implementation
Recommendations
The ECLIPSE® MV/8000 Microsequencer
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingThe MV/8000 Microsequencing subsection is presented as a case study of a microprogrammed CPU engine. A brief, but comprehensive, description of the micro-orders are discussed with both hardware and firmware aspects considered. Features that are ...
The micro-architecture of the ECLIPSE® MV/8000: Conception and implementation
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingThe microcode of the ECLIPSE MV/8000 controls the hardware to emulate an instruction set. In the MV/8000 the micro-architecture is defined and limited by the following constraints: 1) the desire to implement microcode in a limited number of locations; ...
The ECLIPSE® MV/8000 Microsequencer
The MV/8000 Microsequencing subsection is presented as a case study of a microprogrammed CPU engine. A brief, but comprehensive, description of the micro-orders are discussed with both hardware and firmware aspects considered. Features that are ...






Comments