Abstract
Integrated circuits having complexity levels approaching one million devices per chip (VLSI) present significant problems in the cost of design and use. There are advocates for very capable design automation techniques coupled with rapid turnaround front ends as the path to VLSI. Others advocate the use of programmable devices such as microcomputers and gate arrays. This paper presents cost models for these two approaches which demonstrate that the Programmable System Component (PSC) approach is the only viable path in VLSI. This paper will also describe a set of generic PSCs which will meet the needs of 70%-80% of the sockets, and perhaps 95% of the production volume for VLSI components. The remaining 20%-30% of the sockets and 5% of the volume will be served by specific, nonprogrammable designs.
- 1 Larry W. Sumney, "VLSI With A Vengeance," Spectrum, Vol. 17, No. 4, April 1980, p. 24.Google Scholar
Cross Ref
- 2 C. A. Mead and L. Conway, Introduction to VLSI Systems, Addison-Wesley, Reading, Mass., 1980. Google Scholar
Digital Library
- 3 James L. Fischer, "Programmable Components: The Shape of VLSI To Come," Electronics, Vol. 53, No. 13, June 5, 1980, p. 138.Google Scholar
- 4 M. V. Wilkes, "The Best Way to Design An Automatic Calculating Machine," Report of the Manchester University Computer Inaugural Conference, Electrical Engineering Department of Manchester University, Manchester, England, July 1951, pp. 16-18.Google Scholar
Index Terms
The economics of programmable system components
Recommendations
The economics of programmable system components
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingIntegrated circuits having complexity levels approaching one million devices per chip (VLSI) present significant problems in the cost of design and use. There are advocates for very capable design automation techniques coupled with rapid turnaround ...
Field Programmable Compressor Trees: Acceleration of Multi-Input Addition on FPGAs
Multi-input addition occurs in a variety of arithmetically intensive signal processing applications. The DSP blocks embedded in high-performance FPGAs perform fixed bitwidth parallel multiplication and Multiply-ACcumulate (MAC) operations. In theory, ...
Reconfigurable Processing With Field Programmable Gate Arrays
ASAP '96: Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures, and ProcessorsIn-system-programmable, SRAM-based Field Programmable Gate Arrays (FPGAs) can be used to create processors and coprocessors whose internal architecture as well as interconnections can be reconfigured to match the needs of a given application. Exploiting ...






Comments