Abstract
Four new schemes for microprogram control design with programmable logic arrays (PLAs) are proposed. The general structure of the first three schemes consists of three units namely, the microcode memory (ROM), the microsequencer PLA, and a register-counter. The basic idea is to store only branching information, by means of control constructs or transactions, in the PLA(s). These transactions have simple jump-type or continue-type formats with only the jump being embedded in PLA(s).
A more general structure, scheme 4, is also proposed with the objective to generate powerful transactions implementing complex control constructs, such as microsubroutines, nested microprogram loops, etc., in addition to multiway branch capability. These transactions contain horizontally formatted directive bits and, hence, they exhibit a measure of parrallelism. The aim is to transform the sequencing structure of a microprogram into a “program” composed of these transactions. However, a directive-driven processor is required to execute each transaction in order to produce the desired address.
- 1 A. Parker and W. Wilner, "Microprogramming-The Challenges of VLSI," Proc. National Computer Conference, Vol. 50, 1981, pp. 63-68.Google Scholar
- 2 H. Fleisher and L.I. Maissel, "An introduction to array logic," IBM J. Res. Develop., Vol. 19, pp. 98-109, March 1975.Google Scholar
Digital Library
- 3 Signetics, Field Programmable Logic Arrays, Sunnyvale, California: Signetics, 1975.Google Scholar
- 4 R.A. Wood, "A high density programmable logic array chip," IEEE Trans. Computers, Vol. C-28, No. 9, pp. 602-608, Sept. 1979.Google Scholar
- 5 Y. Kambayashi, "Logic design of programmable logic arrays," IEEE Trans. Computers, Vol. C-28, No. 9, pp. 609-617, Sept. 1979.Google Scholar
- 6 S.S. Patil and T.A. Welch, "A programmable logic approach for VLSI," IEEE Trans. Computers, Vol. C-28, No. 9, pp. 594-601, Sept. 1979.Google Scholar
- 7 P.L. Gardner, "Functional memory and its microprogramming implications," IEEE Trans. Computers, Vol. C-20, No. 7, pp. 764-775, July 1971.Google Scholar
- 8 T. Kohonen, Content-Addressable Memories, New York: Springer-Verlag, 1980. Google Scholar
Digital Library
- 9 M.V. Wilkes, "The best way to design an automatic calculating machine," Report of Manchester University Computer Inaugural Conference, (July 1951), pp. 16-18, Manchester University, 1953.Google Scholar
- 10 S.S. Husson, Microprogramming: Principles and Practices, Englewood Cliffs, New Jersey: Prentice-Hall, 1970.Google Scholar
- 11 G.G. Boulaye, Microprogramming, London: The Macmillan Press Ltd., 1975.Google Scholar
- 12 M. Andrews, Principles of Firmware Engineering in Microprogram Control, Potomac, Maryland: Computer Science Press, 1980.Google Scholar
- 13 A.B. Salisbury, Microprogrammable Computer Architectures, New York: Elserier North-Holland, 1976. Google Scholar
Digital Library
- 14 R.J. Mercer, "Micro-Programming," J. ACM, Vol. 4, No. 2, pp. 157-171, April 1957. Google Scholar
Digital Library
- 15 P.M. Davies, "Readings in microprogramming," IBM System Journal, Vol. 11, No. 1, pp. 16-40, 1972.Google Scholar
Digital Library
- 16 S.R. Redfield, "A study in microprogrammed processors: a medium sized microprogrammed processor," IEEE Trans. Computers, Vol. C-20, No. 7, pp. 743-750, July 1971.Google Scholar
- 17 M.J. Flynn, "Microprogramming—another look at internal computer control," Proc. IEEE, Vol. 63, No. 11, pp. 1554-1567, November 1975.Google Scholar
Cross Ref
- 18 T.G. Rauscher and P.N. Adams, "Microprogramming: a tutorial and survey of recent developments," IEEE Trans. Computers, Vol. C-29, No. 1, pp. 2-20, January 1980.Google Scholar
- 19 A. Grasseli and U. Montanari, "On the minimization of read-only memories in microprogrammed digital computers," IEEE Trans. Computers, Vol. C-19, No. 11, pp. 1111-1114, November 1970.Google Scholar
- 20 S.R. Das, D.K. Banerji, and A. Chattopadhay, "On control memory minimization in microprogrammed digital computers," IEEE Trans. Computers, Vol. C-22, No. 9, pp. 845-848, Sept. 1973.Google Scholar
- 21 C. Halatsis and G. Gaitanis, "On the minimization of the control store in microprogrammed computers," IEEE Trans. Computers, Vol. C-27, No. 12, pp. 1189-1192, Dec. 1978.Google Scholar
- 22 T. Jayasri and D. Basu, "An approach to organizing microinstructions which minimizes the width of control store words," IEEE Trans. Computers, Vol. C-25, No. 5, pp. 514-521, May 1976.Google Scholar
- 23 S.J. Schwartz, "An algorithm for minimizing read-only memory for machine control," in Conf. Record, 10th Annual Symp. Switching and Automata Theory, pp. 28-33, New York: IEEE, 1968.Google Scholar
- 24 M. Tsuchiya and M.J. Gonzalez, "Toward optimization of horizontal microprograms," IEEE Trans. Computers, Vol. C-25, No. 10, pp. 992-999, October 1976.Google Scholar
- 25 S.S. Yau, A.C. Schowe, and M. Tsuchiya, "On storage optimization for horizontal microprograms," in Proc. 7th Annual Workship on Microprogramming, pp. 489-497, New York: IEEE, 1974. Google Scholar
Digital Library
- 26 R.L. Kleir and C.V. Ramamoorthy, "Optimization strategies for microprograms," IEEE Trans. Computers, Vol. C-20, No. 7, pp. 783-794, July 1971.Google Scholar
- 27 V.M. Glushkov, "Minimization of microprograms and algorithm schemes," Kibernetika, Vol. 2, No. 5, pp. 1-3, 1966.Google Scholar
- 28 S. Dasgupta, "The organization of microprogram stores," Computing Surveys, Vol. 11, No. 1, pp. 39-65, March 1979. Google Scholar
Digital Library
- 29 Naodata Corp., QM-1 Hardware Level Users Manual, 2d ed., Williamsville, New York: Nanodata Corp., 1972.Google Scholar
- 30 S. Stritter and N. Tredennick, "Microprogrammed implementation of a single chip microprocessor," "in Proc. 11th Annual Microprogramming Workshop," IEEE Publ. No. 78CH1411-8, pp. 8-16, New York: IEEE, 1978. Google Scholar
Digital Library
- 31 R.W. Marczynski and M.S. Tudruj, "Microprogrammed control units—towards modularity in microprogramming," in Second Euromicro Symp. on Microprocessing and Microprogramming, pp. 173-181, Amsterdam: North-Holland, 1976.Google Scholar
- 32 R.W. Hartenstein, "Microprogramming concepts—a step towards structured hardware design," in Proc. 8th Annual Microprogramming Workshop, 1975, IEEE Publ. No. 75CH1053-8C, pp. 59-65, New York: IEEE. Google Scholar
Digital Library
- 33 P.E. Danielsson, "Microprogramming: a hardware point of view," in Proc. International Computing Symposium, Davos, Switzerland, 1973, pp. 243-249, Amsterdam: North-Holland.Google Scholar
- 34 Advanced Micro Devices, The Am 2900 Family Data Book, 1978, Sunnyvale, California: Advanced Micro Devices.Google Scholar
- 35 Intel Corp., Intel Series 3000 Reference Manual, 1976, Santa Clara, California: Intel Corp.Google Scholar
- 36 Motorola, MC 10801 Data Sheet, 1978, Pheonix, Arizona: Motorola.Google Scholar
- 37 Monolithic Memories, 57110/G7110 Microprogram Controller, 1977, Sunnyvale, California: Monolithic Memories.Google Scholar
- 38 Texas Instruments, The Bipolar Microcomputer Components Data Book, 1977, Dallas, Texas: Texas Instruments.Google Scholar
- 39 Signetics, Signetics Control Store Sequencer 8X02, 1978, Sunnyvale, California: Signetics.Google Scholar
- 40 A. Grasseli, "The design of program-modifiable microprogram control units,": IRE Trans. on Electronic Computers, Vol. EC-11, No. 6, pp. 334-339, June 1962.Google Scholar
- 41 H.A. Sholl, "Direct transition memory and its application in computer design," IEEE Trans. Computers, Vol. C-23, No. 10, pp. 1048-1061, October 1974.Google Scholar
- 42 C.A. Papachristou, "A scheme for implementing microprogram addressing with programmable logic arrays," Digital Processes, Vol. 5, No. 3-4, pp. 235-256, 1979.Google Scholar
- 43 C.R. Clare, Designing Logic Systems Using State Machines, 1973, New York: McGraw-Hill.Google Scholar
- 44 J. Birkner, "Microprogramming random logic," in Digest Compcon-78 Spring, 1978, Publ. No. 78CH1328-4, pp. 75-80, New York: IEEE.Google Scholar
- 45 G.D. Kraft and W.N. Toy, Mini/Microcomputer Hardware Design, 1979, Englewood Cliffs, New Jersey: Prentice-Hall. Google Scholar
Digital Library
- 46 T.C. Bartee, I.L. Lebow, and I.S. Reed, Theory and Design of Digital Machines, 1962, New York: McGraw-Hill.Google Scholar
- 47 G.A. Blaauw, Digital System Implementation, 1976, Englewood Cliffs, New Jersey: Prentice-Hall. Google Scholar
Digital Library
- 48 F.J. Hill and G.R. Peterson, Digital Systems: Hardware, Organization and Design, 2d ed. 1978, New York: John Wiley and Sons. Google Scholar
Digital Library
- 49 G.J. Myers, Digital Design with LSI Bit-Slice Logic, 1980, New York: John Wiley and Sons. Google Scholar
Digital Library
Index Terms
Hardware microcontrol schemes using PLAs
Recommendations
Hardware microcontrol schemes using PLAs
MICRO 14: Proceedings of the 14th annual workshop on MicroprogrammingFour new schemes for microprogram control design with programmable logic arrays (PLAs) are proposed. The general structure of the first three schemes consists of three units namely, the microcode memory (ROM), the microsequencer PLA, and a register-...
Comparing software and hardware schemes for reducing the cost of branches
Special Issue: Proceedings of the 16th annual international symposium on Computer ArchitecturePipelining has become a common technique to increase throughput of the instruction fetch, instruction decode, and instruction execution portions of modern computers. Branch instructions disrupt the flow of instructions through the pipeline, increasing ...
Hardware Schemes for Early Register Release
ICPP '02: Proceedings of the 2002 International Conference on Parallel ProcessingRegister files are becoming one of the critical components of current out-of-order processors in terms of delay and power consumption, since their potential to exploit instruction-level parallelism is quite related to the size and number of ports of the ...






Comments