Abstract
The FLEX high-level language architecture is introduced. Two microprogrammed implementations of FLEX are described, one based on a special purpose, horizontally coded machine and the other on a general purpose emulator called GEMINI. Examples and statistics of both microprograms are given and the two implementations compared.
- 1 Myers G J, "Advances in Computer Architecture". J Wiley & Son 1978. Google Scholar
Digital Library
- 2 Wilner W T, "Design of the Burroughs B1700". Proceedings of the Fall Joint Computer Conference, AFIPS September 1972.Google Scholar
- 3 Matheson W G, "User microprogrammability in the HP-21MX minicomputer". Proceedings of the 7th annual workshop on microprogramming, ACM September 1974. Google Scholar
Digital Library
- 4 Denning P J, "Fault Tolerant Operating Systems". ACM Computing Surveys, vol 8 no 4, December 1976. Google Scholar
Digital Library
- 5 Bond S G and Woodward P M, "Introduction to the Algol 68 RS portable compiler". RSRE Technical Note 802, August 1977.Google Scholar
- 6 Kershaw J, "GEMINI - a twin processor emulator". Proceedings of the IERE Conference on Computer Systems and Technology, March 1977.Google Scholar
- 7 McDermid J A, "Design and use of COMFLEX - a hardware controlled packet switch". Proceedings IEE vol 127 pt E no 6, November 1980.Google Scholar
- 8 Wilkes M V and Wheeler D J, "The Cambridge Digital Communication Ring". Symposium on Local Area Communications Networks, National Bureau of Standards, May 1979.Google Scholar
- 9 "Electronics", October 9th 1980, p 75.Google Scholar
Index Terms
Two implementations of the 'FLEX' machine
Recommendations
Two implementations of the 'FLEX' machine
MICRO 14: Proceedings of the 14th annual workshop on MicroprogrammingThe FLEX high-level language architecture is introduced. Two microprogrammed implementations of FLEX are described, one based on a special purpose, horizontally coded machine and the other on a general purpose emulator called GEMINI. Examples and ...
Flex: A High-Level Language for Specifying Customized Microprocessors
Researchers at Bell Labs have recently developed a silicon compiler, named Plex, that automatically generates VLSI layouts of high performance and area efficient microprocessors. Plex takes as input a specification of the function to be executed and ...
A Tale of Two Processors: Revisiting the RISC-CISC Debate
Proceedings of the 2009 SPEC Benchmark Workshop on Computer Performance Evaluation and BenchmarkingThe contentious debates between RISC and CISC have died down, and a CISC ISA, the x86 continues to be popular. Nowadays, processors with CISC-ISAs translate the CISC instructions into RISC style micro-operations (eg: uops of Intel and ROPS of AMD). The ...






Comments