Abstract
A procedure is outlined for describing the microarchitecture of a horizontal processor such that a retargetable Microprogram Compiler System can incorporate the description to generate microcode for that processor. The microarchitecture description methodology is an organized approach to defining a machine's microinstruction formats, fields, and microorders; its hardware elements; its microoperation usage rules; and its behavioral rules. To a large extent, the description procedure can be performed interactively. The link between the microarchitecture description and the microprogram compiler, termed the instruction set interpretation mechanism, is also described. Preliminary application of the microarchitecture description methodology to several real processors has shown that, despite some problems, the procedure shows promise for significantly reducing the time required to retarget a microprogram compiler.
- 1 Agrawala, A.K. and Rauscher, T. G., Foundation of Microprogramming Architecture, Software, and Application, Academic Press, Inc., 1976.Google Scholar
- 2 Andrews, M., Principles of Firmware Engineering in Microprogram Control, Computer Science Press, Potomac, Maryland, 1980. Google Scholar
Digital Library
- 3 Baba, T. and Hagiwara, H., "The MPG System: A Machine-Independent Efficient Microprogram Generator", IEEE Transaction on Computers, Vol. C-30, No. 6, June, 1981, pp. 373-395.Google Scholar
- 4 Barbacci, M. R., Barnes, G. E., Cottell, R. G., and Siewiorek, D. P., The ISPS Computer Description Language, Carnegie-Mellon University, Pittsburgh, Pa., March 1978.Google Scholar
- 5 Chu, Y., "Introducing CDL," Computer, Vol. 7, No. 12, December 1972, pp. 31-33.Google Scholar
Digital Library
- 6 Dasgupta, S., "Some Aspects of High-Level Microprogramming", ACM Computing Surveys, Vol, 12, No. 3, September 1980. Google Scholar
Digital Library
- 7 Davidson, S. and Shriver, B. D., "Firmware Engineering: An Extensive Update," Proceedings of IFIP Working Conference on Microprogramming and Restructurable Hardware, New York: North Holland, 1980.Google Scholar
- 8 Fisher, J., The Optimization of Horizontal Microcode: Within Basic Blocks and Beyond, Ph.D. Thesis, Courant Institute, New York University, New York, New York, 1979. Google Scholar
Digital Library
- 9 Fisher, J., "Trace Scheduling: A Technique for Global Microcode Compaction", IEEE Transactions on Computers, Vol. C-30, No. 7, July 1981.Google Scholar
- 10 Gieser, J. L. and Sheraga, R., "Higher Order Language for High Throughput, Horizontal Microprocessors", Project Analysis and Summary Report, DDC# ADB054257, JRS Industries, Inc., San Diego, CA. October 1980.Google Scholar
- 11 Landskov, D., Davidson, S., Shriver, B. D., and Mallett, P. W., "Local Microcode Compaction Techniques", ACM Computer Surveys, Vol. 12, No. 3, September 1980. Google Scholar
Digital Library
- 12 Ma, P. and Lewis, T., "On the Design of a Microcode Compiler for a Machine-Independent High-Level Language," IEEE Transactions on Software Engineering, Vol. SE-7, No. 3, May 1981.Google Scholar
Digital Library
- 13 Marczynski, R.W. and Bakowski, P., "What Do the Computer Hardware Description Languages Describe?", Proceedings of the 4th International Symposium on Computer Hardware Description Languages, October 1979.Google Scholar
- 14 Maxey, G. F., and Organick, E. I., "CASL-A Language for Automating the Implementation of Computer Architectures", Proceedings of the 4th International Symposium on Computer Hardware Description Languages, October 1979.Google Scholar
- 15 Patterson, D., "An Experiment in High Level Language Microprogramming and Verification", Communications of the ACM, Vol. 24, No. 10, October 1981. Google Scholar
Digital Library
- 16 Sheraga, R. and Gieser, J., "Automatic Microcode Generation for Horizontally Microprogrammed Processors", Proceedings of the 14th Annual Workshop on Microprogramming, Chatham, Mass, October 1981. Google Scholar
Digital Library
- 17 Tokoro, M., Tamura, E., and Takizuka, T., "Optimization of Microprograms", IEEE Transactions on Computers, Vol. C-30, No. 7, July 1981.Google Scholar
- 18 Advanced Micro Devices Data Book (AMD2900 data), Advanced Micro Devices Corporation, Sunnyvale, Ca., 1976.Google Scholar
- 19 Microprogramming Handbook (AMD2900), Advanced Micro Devices Corporation, Sunnyvale, Ca., 1976.Google Scholar
- 20 TRW 2-AU-80 Processor Specification (TRW IOC 7334.4-188), TRW, Inc. Redondo Beach, Ca., August 1978.Google Scholar
- 21 VAX 11/780 Data Path Description Manual, AA-H307A-TE, Digital Equipment Corp. Maynard, Mass., February, 1979.Google Scholar
Index Terms
Microarchitecture description techniques
Recommendations
Microarchitecture description techniques
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingA procedure is outlined for describing the microarchitecture of a horizontal processor such that a retargetable Microprogram Compiler System can incorporate the description to generate microcode for that processor. The microarchitecture description ...
On Horizontally Microprogrammed Microarchitecture Description Techniques
In automatically generating microcode starting from a highlevel source language, a significant issue is the description of the target microengine architecture. The techniques and methodologies used to accomplish this address the practical issues of: 1) ...






Comments