Abstract
The aim of this paper is to propose a microsequencer architecture and supporting firmware that are suitable for implementing modular microprogramming. The structure consists of a PLA sequencer store, a microcode store (memory) and an address processor. The latter, operating under sequencing commands issued by the PLA, generates the effective address for both stores. The supporting firmware primitives or transactions, stored in PLA, are suitable for structured microprogramming constructs, e.g., while-do, if-then-else, etc. This capability is extended to complex sequencing structures which are then implemented by context-free transaction blocks. Such sequencing is required to achieve migration of complicated. software functions, such as operating systems, in firmware. It is expected that the proposed method is compatible with LSI/VLSI array technology.
- 1 S. S. Husson: Microprogramming; Principles and Practices, Prentice Hall, 1970.Google Scholar
- 2 A. B. Salisbury: Microprogrammable Computer Architectures, Elsevier-North Holland, 1976. Google Scholar
Digital Library
- 3 A. K. Agrawala and T. G. Rauscher: Foundations of Microprogramming: Architecture, Software and Applications, Academic Press, 1976.Google Scholar
- 4 G. G. Boulaye: Microprogramming, The MacMillan Press, 1975.Google Scholar
- 5 Advanced Micro Devices: The Am 2900 Family Data Book, 1978.Google Scholar
- 6 J. A. Fisher: "2N-way jump instruction hardware and an effective instruction binding method", in Micro-13, 13th Annual IEEE Microprogramming workshop, 1980, pp. 64-75. Google Scholar
Digital Library
- 7 C. A. Papachristou, "Method for direct multiway branching in microprogram control", Elect. Lett. Vol. 17, No. 19, Sept. 1981, pp. 709-710.Google Scholar
Cross Ref
- 8 R. W. Marczynski and M. S. Tudruj: "Microprogrammed control units towards modularity in microprogramming", Proc. Second Symp. on Micro-Architecture, Euromicro, 1976, North-Holland Publishing Company, pp. 173-181.Google Scholar
- 9 M. S. Tudruj and R. F. Gajda: "The modular firmware architecture through the stack/ register based address modification", in Firmware, Microprogramming and Restructurable Hardware, North-Holland, 1980.Google Scholar
- 10 M. Andrews: Principles of Firmware Engineering in Microprogram Control, Computer Science Press, 1980. Google Scholar
Digital Library
- 11 C. A. Papachristou: "Hardware microcontrol schemes using PLAs", in Micro-14, 14th Annual. IEEE Microprogramming Workshop, 1981, pp. 3-16. Google Scholar
Digital Library
- 12 M. Mezzalama, P, Prinetto and S. Romani, "DEFASM: a microprogram meta-assembler with semantic capability," Computer & Digital Techniques, IEE Proc., Vol. 128, Part E, No. 4, July 1981, pp. 133-142.Google Scholar
- 13 P. Corcoran, "Simulator generator system," Comp. & Digital Techniques, IEE Proc. Vol. 128, Pt. E, No. 2, March 1981, pp. 61-63.Google Scholar
- 14 A.J.M. Peels, "A model of a generalized chip structure," Microprocessing and Microprogramming, Vol.9, No.5, May 1982, pp. 295-298.Google Scholar
Cross Ref
Index Terms
A microsequencer architecture with firmware support for modular microprogramming
Recommendations
A microsequencer architecture with firmware support for modular microprogramming
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingThe aim of this paper is to propose a microsequencer architecture and supporting firmware that are suitable for implementing modular microprogramming. The structure consists of a PLA sequencer store, a microcode store (memory) and an address processor. ...
JAM—just another microsequencer
MICRO 18: Proceedings of the 18th annual workshop on MicroprogrammingJAM (Just Another Microsequencer) is a flexible - dual role microcode sequencer. It supports high performance N-Way microsequencing operations (traditional 360/370 type branch address generation techniques), along with more traditional (a la AMD 2910) ...
JAM—just another microsequencer
JAM (Just Another Microsequencer) is a flexible - dual role microcode sequencer. It supports high performance N-Way microsequencing operations (traditional 360/370 type branch address generation techniques), along with more traditional (a la AMD 2910) ...






Comments