Abstract
The concepts and theory behind a specific type of hardware accelerator, oar “assist”, are presented. Such accelerators are specific extensions to an existing, generalized data processor architecture. Both the software system and the hardware implementation are changed by the extensions. For the accelerators discussed here, the hardware implementation is accomplished solely in microcode.
The generalized architecture can be compatible across a line of data processors. The accelerators are defacto extensions to the basic architecture and are normally only defined on a subset of the processor line. These architectural extensions consist of functions migrated from “above” the generalized architecture (i.e. software functions) into the processor architecture and processor implementation.
The accelerators provide a method of improving system performance that is complementary to improving performance through modification of the generalized processor architecture itself or the underlying circuitry implementation.
- 1 Armbruster, C.E.; "A Tool To Sample The Software Instruction Address For System/370 Machines"; TR01.2225; IBM Endicott, N.Y.; 6/79Google Scholar
Index Terms
Crossing the machine interface
Recommendations
Crossing the machine interface
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingThe concepts and theory behind a specific type of hardware accelerator, oar “assist”, are presented. Such accelerators are specific extensions to an existing, generalized data processor architecture. Both the software system and the hardware ...
Hardware-Accelerated Cross-Architecture Full-System Virtualization
Hardware virtualization solutions provide users with benefits ranging from application isolation through server consolidation to improved disaster recovery and faster server provisioning. While hardware assistance for virtualization is supported by all ...
Crossing Guard: Mediating Host-Accelerator Coherence Interactions
ASPLOS '17Specialized hardware accelerators have performance and energy-efficiency advantages over general-purpose processors. To fully realize these benefits and aid programmability, accelerators may share a physical and virtual address space and full cache ...






Comments