Abstract
As part of a research effort in parallel processor architecture and programming, the Ultracomputer group at New York University has done extensive simulation of parallel programs. To speed up these simulations, we have developed a parallel processor emulator, using the microprogrammable PUMA Computer System previously designed and built at NYU.
- 1 Draughon, E., Grishman, R., Schwartz, J., and Stein, A. Programming Considerations for Parallel Computers. Report IMM-362, Courant Institute of Mathematical Sciences, New York University, November 1967.Google Scholar
- 2 Fisher, J. Trace Scheduling: A Technique for Global Microcode Compaction. IEEE Trans. Comput., vol. C-30, pp. 478-490, July 1981.Google Scholar
- 3 Gottlieb, A. WASHCLOTH—The Logical Successor to Soapsuds. Ultracomputer Note #12, Courant Institute of Mathematical Sciences, New York University, 1980.Google Scholar
- 4 Gottlieb, A., Grishman, R., Kruskal, C., McAuliffe, K., Rudolph, L., and Snir, M. The NYU Ultracomputer—Designing a MIMD, shared-memory parallel machine. Proc. 9th Annl. Symp. Computer Architecture, April 1982, pp. 27-42. Google Scholar
Digital Library
- 5 Grishman, R., The Structure of the Puma Computer System: Overview and the Central Processor. Courant Mathematics and Computing Laboratory, New York University, COO-3077-157, 1978.Google Scholar
- 6 Grishman, R. The PUMA Project: Computer Design Automation in the University. Proc. 1980 Annual Conf. ACM, pp. 490-497. Google Scholar
Digital Library
- 7 Grishman, R., and Su Bogong. A Preliminary Evaluation of Trace Scheduling for Global Microcode Compaction. Submitted to IEEE Trans. Comput. Google Scholar
Digital Library
- 8 Schwartz, J. Ultracomputers. ACM TOPLAS, pp. 484-521. Google Scholar
Digital Library
Index Terms
Emulating an MIMD architecture
Recommendations
Emulating an MIMD architecture
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingAs part of a research effort in parallel processor architecture and programming, the Ultracomputer group at New York University has done extensive simulation of parallel programs. To speed up these simulations, we have developed a parallel processor ...
Data-Parallel Programming on MIMD Computers
The implementation of two compilers for the data-parallel programming language Dataparallel C is described. One compiler generates code for Intel and nCUBE hypercube multicomputers; the other generates code for Sequent multiprocessors. A suite of ...
Experimental Application-Driven Architecture Analysis of an SIMD/MIMD Parallel Processing System
An experimental analysis of the architecture of an SIMD/MIMD parallel processing system is presented. Detailed implementations of parallel fast Fourier transform (FFT) programs were used to examine the performance of the prototype of the PASM (...






Comments