Abstract
The design of a microprogrammable microprocessor-based keyword transformation unit for a database computer(DBC) is described. The DBC, a specialized back-end computer capable of managing 109 - 1010 bytes of data, consists of two loops of memories and processors, the structure loop and the data loop, connected through a database command and control processor (DBCCP).
The structure loop is used to retrieve and update the large amount (107 - 109 bytes) of structural information about the database from a structure memory (SM) at a rate commensurate with the database operations performed on the mass memory of the data loop. A keyword transformation unit (KXU) is therefore required to enhance the performance of the structure memory. The KXU encodes variable-length keywords into a fixed-length form by hashing. By managing a library of carefully designed hashing algorithms and by dynamically loading the algorithms in a writable control store for execution, the KXU allows the efficient storage of keywords and their associated information and minimizes subsequent accesses to the SM.
- 1 Baum, R. I. and Hsiao, D. K., "Database Computers - A Step Towards Data Utilities", IEEE Transactions on Computers, C25, 12, (December 1976), pp. 1254-1259.Google Scholar
Digital Library
- 2 Hsiao, D. K., Kerr, Douglas S. and Ng, Fred K., "DBC Software Requirements For Supporting Hierarchical Databases," The Ohio State University Tech. Rep. No. OSU-CISRC-TR-77-1, (April 1977).Google Scholar
- 3 Banerjee, J., Hsiao, D.K. and Kerr, D. S. "DBC Software Requirements for Supporting Network Databases", The Ohio State University Tech. Rep. No. OSU-CISRC-TR-77-4, (June 1977).Google Scholar
- 4 Banerjee, J., Hsiao, D. K. and Kerr, D. S. "DBC Software Requirements For Supporting Relational Databases", The Ohio State University Tech. Rep. No. OSU-CISRC-TR-77-7, (Sept. 1977).Google Scholar
- 5 Baum, R. I., Hsiao, D. K. and Kannan, K., "The Architectures of a Database - Part I: Concepts and Capabilities", The Ohio State University Tech. Rep. No. OSU-CISRC-TR-76-1, (Sept. 1976).Google Scholar
- 6 Hsiao, D. K., Kannan, K. and Kerr, D. S., "Structure Memory Designs for a Database Computer", |Proceedings of ACM 77, ACM, New York, 1977. Also, in Hsiao, D. K. and Kannan, K., "The Architecture of a Database Computer - Part II: The Design of Structure Memory and Its Related Processors", The Ohio State University Tech. Rep. No. OSU-CISRC-TR-76-2, (October 1976). Google Scholar
Digital Library
- 7 Hsiao, D. K. and Kannan K., "The Architecture of a Database Computer - Part III: The Design of the Mass Memory and Its Related Components", The Ohio State University, Tech. Rep. No. OSU-CISRC-TR-76-3, (December 1976).Google Scholar
- 8 Hsiao, D. K. and Harary, F., "A Formal System for Information Retrieval from Files", Communications of the ACM 13, 2 (February 1970), pp. 67-73; Corrigneda, Communications of the ACM 13, 3 (March 1970). Google Scholar
Digital Library
- 9 Hsiao, D. K., Systems Programming - Concepts of Operating and Data Base Systems, Chapter 6, Addison-Wesley, 1975.Google Scholar
- 10 McCauley, E. J. III, "Highly Secure Attribute Based File Organization", Proc. of the Second USA-Japan Computer Conference, Tokyo, Japan (August 1975) pp. 497-501.Google Scholar
- 11 Kannan, K., "The Design and Performance of a Database Computer", Ph. D. Dissertation, Department of Computer and Information Science, The Ohio State University, (to appear). Google Scholar
Digital Library
Index Terms
A microprogrammed keyword transformation unit for a database computer
Recommendations
A microprogrammed keyword transformation unit for a database computer
MICRO 10: Proceedings of the 10th annual workshop on MicroprogrammingThe design of a microprogrammable microprocessor-based keyword transformation unit for a database computer(DBC) is described. The DBC, a specialized back-end computer capable of managing 109 - 1010 bytes of data, consists of two loops of memories and ...
An Instruction Fetch Unit for a High-Performance Personal Computer
The instruction fetch unit (IFU) of the Dorado personal computer speeds up the emulation of instructions by prefetching, decoding, and preparing later instructions in parallel with the execution of earlier ones. It dispatches the machine's microcoded ...
A computer aided design automation system for developing microprogrammed processors: a design approach through HDLs
MICRO 20: Proceedings of the 20th annual workshop on MicroprogrammingThis paper presents an approach that provides a total computer aided design environment for developing microprogrammed processors using hardware description languages. This includes the behavioral description, micro-coding, and testing of the integrated ...






Comments