Abstract
This paper considers microprogramming as a tool for implementing large scale integration, single-chip microprocessors. Design trade-offs for microprogrammed control are discussed in the context of semiconductor design constraints which limit the size, speed, complexity and pin-out of circuits. Aspects of the control unit of a new generation microprocessor, which has a two level microprogrammed structure, are presented.
- 1 Dollhoff, T. L., "The Negative Aspects of Microprogramming", Datamation (July, 1964), p. 64-66.Google Scholar
- 2 Frieder, G. and J. Miller, "An Analysis of Code Density for the Two Level Programmable Control of the Nanodata QM-1", Tenth Annual Workshop on Microprogramming (October, 1975) p. 26-32. Google Scholar
Digital Library
- 3 Grasselli, A., "The Design of Program-Modifiable Micro-Programmed Control Units", IRE Transactions on Electronic Computers EC-11 no. 6 (June, 1962).Google Scholar
- 4 Rosin, R. F., "Contemporary Concepts of Microprogramming and Emulation", Computing Surveys 1 no. 4 (December, 1969) p. 197-212. Google Scholar
Digital Library
- 5 Rosin, R. F., G. Frieder and R. Eckhouse, "An Environment for Research in Microprogramming and Emulation", Comm. ACM 15 no. 8 (August, 1972) p. 748-760. Google Scholar
Digital Library
- 6 Salisbury, A., Microprogrammable Computer Architectures, American Elsevier, 1976. Google Scholar
Digital Library
- 7 Snow, E. A. and D. Siewiorek, "Impact of Implementation Design Tradeoffs on Performance: The PDP-11, a Case Study", Dept. of EE and Comp. Sci., Carnegie-Mellon University (July, 1977).Google Scholar
Index Terms
Microprogrammed implementation of a single chip microprocessor
Recommendations
Microprogrammed implementation of a single chip microprocessor
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingThis paper considers microprogramming as a tool for implementing large scale integration, single-chip microprocessors. Design trade-offs for microprogrammed control are discussed in the context of semiconductor design constraints which limit the size, ...
Design of a microprogrammed lexical microprocessor
MICRO 8: Proceedings of the 8th annual workshop on MicroprogrammingA lexical processor accepts a string of characters and delivers a string of symbols. This paper presents the design of a vertically microprogrammed processor, specially for lexical processing of a subset of Algol. The design includes the processor ...
The PowerPC 620 microprocessor: a high performance superscalar RISC microprocessor
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe PowerPC 620 RISC microprocessor is the first chip for the application server and technical workstation product line within the PowerPC family. It utilizes a high performance microarchitecture with many advanced superscalar features to exploit ...






Comments