Abstract
This paper introduces the notion of improving the performance of interpretive hierarchies by filtering out trivial operations at the highest possible level of the hierarchy and executing them by hardware local to that level. The technique can be used either with microprocessors or a set of identical general purpose hardware modules together with tables specifying the details of the specific interpreters.
- 1 Manthey, M.J. A Description of and Model for Multi-Interpreter Systems. Tech. Report #55, DAIMI, Ny Munkegade 8000 Aarhus C. Denmark.Google Scholar
Index Terms
Improving the performance of interpretive hierarchies by the introduction of local hardware
Recommendations
Improving the performance of interpretive hierarchies by the introduction of local hardware
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingThis paper introduces the notion of improving the performance of interpretive hierarchies by filtering out trivial operations at the highest possible level of the hierarchy and executing them by hardware local to that level. The technique can be used ...
A high-performance microarchitecture with hardware-programmable functional units
MICRO 27: Proceedings of the 27th annual international symposium on MicroarchitectureThis paper explores a novel way to incorporate hardware-programmable resources into a processor microarchitecture to improve the performance of general-purpose applications. Through a coupling of compile-time analysis routines and hardware synthesis ...
Analysis and Characterization of Intel Itanium Instruction Bundles for Improving VLIW Processor Performance
IMSCCS '06: Proceedings of the First International Multi-Symposiums on Computer and Computational Sciences - Volume 1 (IMSCCS'06) - Volume 01In order to achieve high instruction level parallelism (ILP), designers are turning to very long instruction word (VLIW) based designs, in which different types of instructions are grouped together as bundles of 128 bits or longer. In VLIW, the added ...






Comments