Abstract
This paper discusses the problem of packing a serially expressed straight line segment of micro-program into micro-instruction words of a particular format. It outlines and compares the methods that have been proposed to solve particular instances of the problem and describes a program written to solve the general case.
- 1 S. S. Yau; A.C. Schowe; M. Tsuchiya. "On Storage Optimisation of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974), pp. 98-106. Google Scholar
Digital Library
- 2 F. F. Astopas; K. I. Plukas. "Method of Minimising Computer Memories" Automatic Control, Vol 5, No 4, 1971. pp. 10-16.Google Scholar
- 3 M. Tsuchiya; M. J. Gonzales. "An Approach to the Optimisation of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974), pp. 85-90. Google Scholar
Digital Library
- 4 C. V. Ramamoorthy; M. Tsuchiya. "A High Level Language for Horizontal Microprogramming" IEEE T-C C-23, No 8 (Aug 74) pp. 791-801. Google Scholar
Digital Library
- 5 S. Dasgupta; J. Tartar. "Automatic Identification of Maximal Parallelism in Straight Line Microprograms" IEEE T-C C-25, No 10 (Oct 76). See also comments on the above in IEEE T-C C-27, No 3 (March 78)Google Scholar
- 6 S. Dasgupta; L. W. Jackson. "An Algorithm for Identifying Parallel Micro-operations" Tech Report TR73-20 (Dec 73), Dept. of Computing Science, Univ. of Alberta, Edmonton, Canada.Google Scholar
- 7 T. Baba. "A Microprogram Generating System - MPG" IFIP 77, N. Holland Publ. Co. (Ed. B. Gilchrist) pp. 739-744.Google Scholar
- 8 R. G. Barr; J. A. Becker; W. R. Lidinsky; V. V. Tantillo. "A Research Oriented Dynamic Microprocessor" IEEE T-C C-22, No 11 (Nov 73) pp. 976-985. Google Scholar
Digital Library
Index Terms
On the packing of micro-operations into micro-instruction words
Recommendations
The instruction register file micro-architecture
Special issue: Parallel computing technologiesIn this paper, we address the issue of feeding future superscalar processor cores with enough instructions. Hardware techniques targeting an increase in the instruction fetch bandwidth have been proposed such as the trace cache microarchitecture. We ...
Dynamic Optimization of Micro-Operations
HPCA '03: Proceedings of the 9th International Symposium on High-Performance Computer ArchitectureInherent within complex instruction set architectures such as x86 are inefficiencies that do not exist in a simpler ISAs. Modern x86 implementations decode instructions into one or more micro-operations in order to deal with the complexity of the ISA. ...
On the packing of micro-operations into micro-instruction words
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingThis paper discusses the problem of packing a serially expressed straight line segment of micro-program into micro-instruction words of a particular format. It outlines and compares the methods that have been proposed to solve particular instances of ...






Comments