Abstract
This paper presents a design and implementation of a computer hardware for emulation using chip sliced microprocessors. The system has been built at Wright State University Computer Science Laboratory for instructional purposes. It provides an efficient interactive method for the execution of microcode in emulator development efforts. The system consists of two processing units, FAIRCHILD F-8 and INTEL 3000 bit slices, and two modules of RAM, one for the main memory having 8 bit words, the other for dynamic microprogram memory having 32 bit words.
Index Terms
Design of an emulator oriented microprogrammable computer
Recommendations
Design of an emulator oriented microprogrammable computer
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingThis paper presents a design and implementation of a computer hardware for emulation using chip sliced microprocessors. The system has been built at Wright State University Computer Science Laboratory for instructional purposes. It provides an efficient ...
Microprogrammable processor for object-oriented architecture
ISCA '86: Proceedings of the 13th annual international symposium on Computer architectureAn advanced microprocessor has been developed for the high performance execution of object oriented language programs. In object oriented languages, improvement of frequent or complex operations such as dynamic type checking, procedure calls, and ...
Design of a user-microprogrammable building block
MICRO 13: Proceedings of the 13th annual workshop on MicroprogrammingA user-microprogrammable computer has been developed for use as a building block in general-purpose and dedicated computer systems. The architecture is designed to be easily microprogrammed and features a 32-bit, vertically oriented microinstruction. ...






Comments