Abstract
PASC-HLL design started from a study of the high-level language PASCAL which allowed the definition of a special purpose intermediate language. A new mechanism for pipe-lined execution of polish strings using a FIFO queue instead of a push-down stack [1] made possible the design of a pipe-lined architecture bit-slice computer for high level language called PASC-HLL [2]. That computer consists in five special purpose microprogrammed processors, each being involved in a special function (instruction fetch, operand fetch, execution of operators, local storage management, and memory access).
- 1 G. BAILLE & J.P. SCHOELLKOPF, "A pipe-line polish string computer", NCC 1976, New York, June 1976, pp. 723-731.Google Scholar
- 2 J.P. SCHOELLKOPF, "PASC-HLL: a pipe-lined architecture bit-slice computer for high level language", COMPCON 77, IEEE, Washington DC, September 1977.Google Scholar
- 3 J.P. SCHOELLKOPF, "Microprogramming: a step of a top-down design methodology", Proc. MICRO 7, pp. 203-207. Google Scholar
Digital Library
Index Terms
PASC-HLL: An experience in design techniques for firmware and the supporting hardware
Recommendations
PASC-HLL: An experience in design techniques for firmware and the supporting hardware
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingPASC-HLL design started from a study of the high-level language PASCAL which allowed the definition of a special purpose intermediate language. A new mechanism for pipe-lined execution of polish strings using a FIFO queue instead of a push-down stack [1]...
Effective VLSI Processor Architectures for HLL Computers: The RISC Approach
The design principles of reduced-instruction-set computer (RISC) architectures as they apply to VLSI implementation for high-level languages (HLLs) are presented. The nature of general-purpose HLL computations is discussed in terms of static and dynamic ...
Mapping HLL constructs into microcode for improved execution speed
MICRO 17: Proceedings of the Seventeenth Annual Microprogramming WorkshopA processor architecture is presented which enables the constructs typical of HLLs to be mapped into the constructs typical of microcode. This mapping is provided only for selected HLL primitives and HLL statements with a relatively small number of ...






Comments