Abstract
In this note a recursive filter implementation is discussed, analyzed and programmed in the most efficient way for the FPS-AP120B array processor.
The purpose of this note is not only to demonstrate a good technique for programming this filter (even though it is a noble goal by itself), but to demonstrate the methodology involved.
The FPS-AP120B array processor was chosen because it has microprogrammed control parallel pipeline architecture, which is typical for a wide class of high performance array processors.
Index Terms
A methodology for programming a pipeline array processor
Recommendations
Advanced Instruction Set Architectures for Reducing Program Memory Usage in a DSP Processor
DELTA '02: Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)On-chip memories can consume multiple times the area of a processor core, thus affecting to the chip costs dramatically. In this paper, three approaches for reducing program memory footprint in a DSP processor are analyzed: fully 16-bit and two versions ...
A methodology for programming a pipeline array processor
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingIn this note a recursive filter implementation is discussed, analyzed and programmed in the most efficient way for the FPS-AP120B array processor.
The purpose of this note is not only to demonstrate a good technique for programming this filter (even ...
A modern high-performance processor pipeline
ICS '06: Proceedings of the 20th annual international conference on SupercomputingThe traditional balance between processor clock rate and instruction level parallelism (ILP) has been severely shaken due to enablers and constraints that were not prevalent or did not exist during the last two decades. With the current broad deployment ...






Comments