Abstract
One effective way to exploit decreasing hardware costs is to build processors tailored to highly specialized tasks. Our experience with the specification, design and programming of a hardware realization of a terminal analog model of the human vocal tract are discussed.
- 1 J. Allen, "Synthesis of speech from unrestricted text" in Proc. of the IEEE, Vol. 64, No. 4 (April 1976).Google Scholar
- 2 G. J. Dudley, A PDP-11 Interface for the VTM, Unpublished Memo, Dept. of Elec. Eng. and Comp. Sci. M I T (Cambridge, MA, May 1978).Google Scholar
- 3 J. N. Holmes, "The influences of glottal waveform on the naturalness of speech from a parallel-formant synthesizer" in Proc. 1972 Int. Conf. Speech Communication (Boston, MA, April 1972).Google Scholar
- 4 D.H. Klatt, "Acoustic theory of terminal analog speech synthesis" in Proc. 1972 Int. Conf. Speech Communication Processing (Boston, MA, April 1972).Google Scholar
- 5 P. M. Kogge, "The microprogramming of pipelined processors" in Proc. 4th Annual Symposium on Computer Architecture (New York, NY, March 1977). Google Scholar
Digital Library
- 6 M. Lesh, A Serially Implemented Digital Filter System for Speech Synthesis Use, M.S. Thesis, Dept. of Elec. Eng. and Comp. Sci., M I T (Cambridge, MA, May 1977).Google Scholar
- 7 G. S. Miranker, "A digital signal processor for real time generation of speech waveforms" in Proc. 5th Annual Symposium on Computer Architecture (New York, NY, March 1978). Google Scholar
Digital Library
- 8 G. S. Miranker, Hardware Vocal Tract Model—Hardware Description, Unpublished memo, Dept. of Elec. Eng. and Comp. Sci., M I T (Cambridge, MA, May 1977).Google Scholar
Index Terms
Programming a microcoded processor for speech waveform generation
Recommendations
Programming a microcoded processor for speech waveform generation
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingOne effective way to exploit decreasing hardware costs is to build processors tailored to highly specialized tasks. Our experience with the specification, design and programming of a hardware realization of a terminal analog model of the human vocal ...
Advanced Instruction Set Architectures for Reducing Program Memory Usage in a DSP Processor
DELTA '02: Proceedings of the The First IEEE International Workshop on Electronic Design, Test and Applications (DELTA '02)On-chip memories can consume multiple times the area of a processor core, thus affecting to the chip costs dramatically. In this paper, three approaches for reducing program memory footprint in a DSP processor are analyzed: fully 16-bit and two versions ...
A microcoded RISC
A new, microcoded, RISC-type system is proposed and presented. The microcode is stored in a 256 x 64 PROM Nanomemory in the CPU. The 8-bit opcode of each instruction is a direct address to the Nanomemory. Each Nanomemory 64-bit word (horizontal ...






Comments