Abstract
At ISI, we are halfway into a two year research program in microcode verification. We are focussing our attention on microcode that implements a target instruction set. The Fault-Tolerant Spaceborne Computer is a typical microcoded machine and we are using an early version of it as the prime example for the present work. example for the present work. The host machine decodes a 78 bit microinstruction into 37 separate fields. About 750 microinstructions are used to implement the target instruction set. The target machine is word oriented with 32 bit words. The CPU has eight general purpose registers and carries out the usual repertoire of integer, logical and floating point operations.
Index Terms
Verification of the FTSC microprogram
Recommendations
Verification of the FTSC microprogram
MICRO 11: Proceedings of the 11th annual workshop on MicroprogrammingAt ISI, we are halfway into a two year research program in microcode verification. We are focussing our attention on microcode that implements a target instruction set. The Fault-Tolerant Spaceborne Computer is a typical microcoded machine and we are ...
A microprogram simulator
DAC '71: Proceedings of the 8th Design Automation WorkshopMicro-programming has been defined as an orderly approach to the design of a control section of a computer using control signals arranged in fixed-length words. The control section is the part of a computer which controls the activities of the memories, ...
Hierarchical microprogram generating system
MICRO 12: Proceedings of the 12th annual workshop on MicroprogrammingA general purpose microprogram generating system has been developed to compose, together with a hardware/microprogram debugger, a general purpose development support system for LSI Processor Modules such as Am2900, MMI6700, and/or MACROLOGIC. The ...






Comments