Abstract
An effectively designed instruction set is the result of many considerations. These include not only obvious measures such as code size, performance and implementation cost, but also issues such as compatibility and especially design complexity.In an effort to reduce the design complexity, flexible or universal base designs have been used to realize various instruction sets or source problem requirements.Using either a dedicated or universal host, language oriented DEL architectures may offer some significant performance advantages over more traditional architectures.
- Wilkes, M. V., The Processor Instruction Set, Proc. of the 15th Workshop on Microprogramming, Pub. by - IEEE Computer Society 1982 pp 3--5. Google Scholar
Digital Library
- Flynn, M. J., Customized Microprocessors,
Microcomputer System Design Lecture notes in Computer Science No. 126, Springer-Verlay 1981, pp 182--220.Google Scholar - Patterson, D. A. and Ditzel, D. R., "The Case for the Reduced Instruction Set Computer," Computer Architecture News, 5,9,3, (1980) p 25. Google Scholar
Digital Library
- Fuller, S. H. and Burr, W. E., Measurement and Evaluation of Alternative Computer Architectures, Computer, Oct. 77, p 24--35. Google Scholar
Digital Library
- Radin, G., "The 801 Minicomputer," Computer Architecture News, 10, 2, (1982)Google Scholar
Digital Library
- Hennessy, J. L., et al, "MIPS: A VLSI Processor Architecture," Proc. CMU Conference on VLSI Systems, Oct. 81.Google Scholar
- Davis, C., et al, Gate Array Embodies System/370 Processor, Electronics, Oct. 9, 1980, pp 140--143.Google Scholar
- Flynn, M. J., Neuhauser, C. J., and McClure, R. M., EMMY - an Emulation System for User Microprogramming, AFIPS, Vol. 44 (NCC 1975) pp 85--89.Google Scholar
- Flynn, M. J., Hoevel L., W., Execution Architecture - the Deltran Experiment, IEEE Transactions on Computers, Feb. 1983.Google Scholar
- Wakefield, S. W.,
Studies in Execution Architecture , Ph. D. thesis, EE Dept. Stanford University 1983.Google Scholar
Recommendations
Automatic custom instruction identification for application-specific instruction set processors
The application-specific instruction set processors (ASIPs) have received more and more attention in recent years. ASIPs make trade-offs between flexibility and performance by extending the base instruction set of a general-purpose processor with custom ...
Dual-IS: Instruction Set Modality for Efficient Instruction Level Parallelism
Architecture of Computing SystemsAbstractExploiting instruction level parallelism (ILP) is a widely used method for increasing performance of processors. While traditional very long instruction word (VLIW) processors can exploit ILP energy-efficiently thanks to static instruction ...
An Instruction Set for Evaluating Expressions
A stack-based instruction set which includes two-operand, one-operand and zero-operand instructions is proposed, and is shown to produce a more compact code and fewer instructions for evaluating assignment statements than one-operand and zero-operand ...






Comments