skip to main content
article
Free Access

Towards better instruction sets

Published:01 December 1983Publication History
Skip Abstract Section

Abstract

An effectively designed instruction set is the result of many considerations. These include not only obvious measures such as code size, performance and implementation cost, but also issues such as compatibility and especially design complexity.In an effort to reduce the design complexity, flexible or universal base designs have been used to realize various instruction sets or source problem requirements.Using either a dedicated or universal host, language oriented DEL architectures may offer some significant performance advantages over more traditional architectures.

References

  1. Wilkes, M. V., The Processor Instruction Set, Proc. of the 15th Workshop on Microprogramming, Pub. by - IEEE Computer Society 1982 pp 3--5. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Flynn, M. J., Customized Microprocessors, Microcomputer System Design Lecture notes in Computer Science No. 126, Springer-Verlay 1981, pp 182--220.Google ScholarGoogle Scholar
  3. Patterson, D. A. and Ditzel, D. R., "The Case for the Reduced Instruction Set Computer," Computer Architecture News, 5,9,3, (1980) p 25. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Fuller, S. H. and Burr, W. E., Measurement and Evaluation of Alternative Computer Architectures, Computer, Oct. 77, p 24--35. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Radin, G., "The 801 Minicomputer," Computer Architecture News, 10, 2, (1982)Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Hennessy, J. L., et al, "MIPS: A VLSI Processor Architecture," Proc. CMU Conference on VLSI Systems, Oct. 81.Google ScholarGoogle Scholar
  7. Davis, C., et al, Gate Array Embodies System/370 Processor, Electronics, Oct. 9, 1980, pp 140--143.Google ScholarGoogle Scholar
  8. Flynn, M. J., Neuhauser, C. J., and McClure, R. M., EMMY - an Emulation System for User Microprogramming, AFIPS, Vol. 44 (NCC 1975) pp 85--89.Google ScholarGoogle Scholar
  9. Flynn, M. J., Hoevel L., W., Execution Architecture - the Deltran Experiment, IEEE Transactions on Computers, Feb. 1983.Google ScholarGoogle Scholar
  10. Wakefield, S. W., Studies in Execution Architecture, Ph. D. thesis, EE Dept. Stanford University 1983.Google ScholarGoogle Scholar

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGMICRO Newsletter
    ACM SIGMICRO Newsletter  Volume 14, Issue 4
    December 1983
    205 pages
    ISSN:1050-916X
    DOI:10.1145/1096419
    Issue’s Table of Contents

    Copyright © 1983 Author

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 1 December 1983

    Check for updates

    Qualifiers

    • article

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!