Abstract
We present an architecture for concurrent testing of a microprogrammed control unit. This approach is compared with other control unit testing strategies. The advantages of this approach are: a) it allows testing of the control unit independent of the operational section, b) minimizes the hardcore, c) it is easily incorporated in microprogrammed control units, d) since it is concurrent, probability of detecting intertermittent errors is high, e) it is incorporated into the specification and therefore amenable for VLSI implementations.
- {COOK 73} R. W. Cook, W. H. Sisson, T. F. Storey, W. N. Toy, "Design of a Self-Checking Microprogram Control", IEEE Trans. Computers, Vol.C-22, No.3, March 1973, pp. 255--262.Google Scholar
Digital Library
- {DANI 83} S. F. Daniels, "A Concurrent Test Technique for Standard Microprocessors", COMCON 83, February 1983, pp. 389--394.Google Scholar
- {DASG 79} S. Dasgputa, "The Organization of Microprogram Stores", Computing Surveys, Vol.11, No.1, March 1979, pp. 39--65. Google Scholar
Digital Library
- {EILI 80} M. EI-Lithy, R. Husson, "Bit-Sliced Microprocessor Testing - A Case Study", FTCS-10, October 1980, pp. 126--128.Google Scholar
- {FASA 82} P. P. Fasang, "A Fault Detection and Isolation Technique for Microcomputers", 1982 IEEE Test Conference, pp. 214--219.Google Scholar
- {FASA 83} P. P. Fasang, "Microbit Brings Self-Testing on Board Complex Microcomputers", Electronics, March 10, 1983, pp. 116--119.Google Scholar
- {KONE 79} B. Konemann, J. Mucha, G. Zurehoff, "Built-in Logic Block Observation Techniques", IEEE 1979 Test Conference, pp. 37--41.Google Scholar
- {MANG 80} T. E. Mangir, "Failure Modes for VLSI and Their Effect on Chip Design", Proc, ICCC80.Google Scholar
- {MANG 81} T. E. Mangir, "Use of on Chip redundancy for Fault-Tolerant VLSI Design", Ph.D. Dissertation, UCLA, June 1981.Google Scholar
- {MANG 83} T. E. Mangir, "Wafer to System Requirements for BIST", BIST Workshop, March 15-17, 1983. South Carolina.Google Scholar
- {MANG 83} T. E. Mangir, "An Integrated Approach to VLSI Testing", to be published, Proc. ICCAD 1983, Santa Clara, CA.Google Scholar
- {ROBA 78} C. Robach, G. Saucier, "Dynamic Testing of Control Units", IEEE Trans. Computers, Vol.C-27, No.7, July 1978, pp. 617--623.Google Scholar
Digital Library
- {SRID 81} T. Sridhar, J. P. Hayes, "Design of Easily Testable Bit-Sliced Systems", IEEE Trans. Computers, Vol.C-30, No.11, November 1981, pp. 842--854.Google Scholar
Digital Library
- {WILL 82} T. W. Williams, K. P. Parker, "Design for Testability - A Survey", IEEE Trans. Computers, Vol.C-31, No.1, January 1982, pp. 2--15.Google Scholar
Digital Library
Recommendations
A computer aided design automation system for developing microprogrammed processors: a design approach through HDLs
This paper presents an approach that provides a total computer aided design environment for developing microprogrammed processors using hardware description languages. This includes the behavioral description, micro-coding, and testing of the integrated ...
Combining Scan Test and Built-in Self Test
For digital chips containing functional logic and embedded memories, these are usually tested separately: Scan test is used for testing functional logic; Memory Built-in Self Test (MBIST) is run for embedded memories. A new approach is proposed to ...
A Hard Programmable Control Unit Design Using VLSI Technology
Microprogramming has become a widely used technique which brings versatility to the control unit of a digital system. However, since all microcommands contained in a microinstruction are changed simultaneously, this form of control requires the coding ...






Comments