Abstract
High Level Language Directed Architectures (HLLDAs) are usually intended as ideal hosts for programs written in the supported languages. Patterson et al. [1] have claimed that, in general, a Complex Instruction Set Computer (CISC) is less efficient than a simpler computer with a sophisticated compiler. We claim in this note that HLLDAs should not all be lumped into this generalization, outline some HLLDA design criteria to avoid previously observed inefficiencies, and propose a unification strategy.
- David A. Patterson and David R. Ditzel, "The Case for the Reduced Instruction Set Computer," ACM SIGARCH Newsletter, Vol. 8, No. 6 (October 1981).]] Google Scholar
Digital Library
- David A. Patterson and Richard S. Piepho, "RISC Assessment: A High-Level Language Experiment," Proc. 9th Annual Symp. on Computer Architecture (April 1982) {ACM SIGARCH Newsletter, Vol. 10, No. 3}.]] Google Scholar
Digital Library
- David A. Patterson and Carlo Sequin, "A VLSI RISC," IEEE Computer, Vol. 18, No. 9 (September 1982).]]Google Scholar
- Michael Flynn, "Directions and Issues in Architecture and Language," IEEE Computer, Vol. 13, No. 10 (October 1980).]]Google Scholar
- William C. Hopkins and Gary Davidian, "A Microprogrammed Implementation of an Architecture Simulation Language," Proc. 10th Annual Workshop on Microprogramming (October 1977) {ACM SIGMICRO Newsletter, Vol. 8, No. 3 (September 1977).]] Google Scholar
Digital Library
- Nanodata Corporation, QM-1 Hardware Manual (1975).]]Google Scholar
- W. T. Wilner, "Design of the Burroughs B1700," Proc. FJCC-72, AFIPS Conf. Proc., Vol. 41 (1972).]]Google Scholar
- M. J. Flynn, C. J. Heuhauser, and R. M. McClure, "EMMY - an emulation system for user microprogramming," Proc. NCC-75, AFIPS Conf. Proc., Vol. 44 (1975).]]Google Scholar
- Elliot I. Organic, Computer Systems Organization: The B5700/B6700 Series, Academic Press, New York (1973).]] Google Scholar
Digital Library
- Intel Corp, Introduction to the iAPX-432 Architecture.]]Google Scholar
- H. W. Lawson and B. K. Smith, "Functional Characteristics of the Multilingual Processor," IEEE Trans. Computers, Vol. 20, No. 7 (July 1971).]]Google Scholar
Digital Library
- Alan D. Berenbaum, Michael W. Condry, and Priscilla M. Lu, "The Operating System and Language Support Features of the BELLMAC-32 Microprocessor." Symp on Architectural Support for Programming Languages and Operating Systems {ASPLOS} (March 1982) {ACM SIGARCH Newsletter, Vol. 10, No. 2}.]] Google Scholar
Digital Library
- Richard K. Johnsson and John D. Wick, "An Overview of the Mesa Processor Architecture," ibid.]] Google Scholar
Digital Library
- {NC} George Radin, "The 801 Minicomputer," ibid.]] Google Scholar
Digital Library
- {NC} Douglas W. Clark and William D. Strecker, "Comments on 'The Case for the Reduced Instruction Set Computer," by Patterson and Ditzel," ACM SIGARCH Newsletter, Vol. 8, No. 6 (October 1980).]] Google Scholar
Digital Library
Index Terms
(auto-classified)HLLDA defies RISC: thoughts on RISCs, CISCs, and HLLDAs
Recommendations
A microcoded RISC
A new, microcoded, RISC-type system is proposed and presented. The microcode is stored in a 256 x 64 PROM Nanomemory in the CPU. The 8-bit opcode of each instruction is a direct address to the Nanomemory. Each Nanomemory 64-bit word (horizontal ...
The HP PA-8000 RISC CPU
The PA-8000 RISC CPU is the first implementation of a new generation of microprocessors from Hewlett-Packard Company. The processor was designed for high-end systems and to support the new 64-bit PA-RISC 2.0 architecture. The aggressive four-way ...






Comments