skip to main content
article
Free Access

Microprogrammed associative instructions: results and analysis of a case study in vertical migration

Authors Info & Claims
Published:01 December 1983Publication History
Skip Abstract Section

Abstract

The microprogrammed implementation of associative instructions on conventional microprogrammable computers with address-based memory-access is introduced as "vertical processing". The implementation on the processors of the EGPA-multiprocessor project is reported as well as runtime comparisons of the microprograms with equivalent HLL-programs. The contribution of the factors vertical migration and associativity to the observed overall speedup is described. Finally, a detailed analysis of the underlying microarchitecture and the handcoded microprograms is given in view of local and global compaction techniques.

References

  1. AEG-TELEFUNKEN, "SYNFOBASE, the Mini-Datenbankmaschine", AEG-TELEFUNKEN, 1983]]Google ScholarGoogle Scholar
  2. T. Agerwala, "Microprogram Optimization: A Survey", IEEE Transactions on Computers, Vol. C-25, 10, 962--973, 1976]]Google ScholarGoogle Scholar
  3. B. Albert, A. Bode, W. Händler, "A case study in vertical migration: the implementation of a dedicated associative instruction set", Microprocessing and Microprogramming 8, 257--262, 1981]]Google ScholarGoogle ScholarCross RefCross Ref
  4. T. Baba, H. Hagiwara, "The MPG-System: A Machine-Independent efficient Microprogram-Generator", IEEE Transactions on Computers, Vol. C-30, 6, 373--395, 1981]]Google ScholarGoogle Scholar
  5. K. E. Batcher, "STARAN - Series E", Proc. of the 1977 International Conference on Parallel Processing, J. L. Baer (ed.), 140--143, 1977]]Google ScholarGoogle Scholar
  6. A. Bird, "Technical description of the distributed array processor", National Research Region, ICL, Doc. No. AP2, 1975]]Google ScholarGoogle Scholar
  7. A. Bode, "Vertical processing: the emulation of associative and parallel behavior on conventional hardware", Proc. EUROMICRO'80, 215--220, North Holland, 1980]]Google ScholarGoogle Scholar
  8. A. Bode, W. Händler, "Some results on associative processing by extending a microprogrammed general purpose processor", Proc. 6th workshop on Computer Architecture for Non Numeric Processing, INRIA, 1981]]Google ScholarGoogle Scholar
  9. S. Dasgupta, J. Tartar, "The Identification of Maximal Parallelism in Straight-Line Microprograms", IEEE Trans. on Comp., Vol. C-25, 10, 986--992, 1976]]Google ScholarGoogle Scholar
  10. S. Davidson, B. D. Shriver, "Specifying target resources in a machine independent higher level language", Proc. NCC, 81--85, 1981]]Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. J. A. Fisher, "Trace Scheduling: A Technique for Global Microcode Compaction", IEEE, Transactions on Computers, Vol. C-30, 7, 478--490, 1981]]Google ScholarGoogle Scholar
  12. J. A. Fisher, D. Landskov, B. D. Shriver, "Microcode compaction: The State of the Art", Technical Report TR 82-3-3 University of Southwestern Louisiana, 1982]]Google ScholarGoogle Scholar
  13. H. J. Fromm, U. Hercksen, U. Herzog, K.-H. John, R. Klar, W. Kleinöder, "Experiences with performance measurement and modelling of a processor array", IEEE Transactions on Computers, Vol. C-32, 1, 15--31, 1983]]Google ScholarGoogle Scholar
  14. J. Grosch, "A language for set-theoretic concepts implemented by microprogrammed associative memory instructions", Wössner (ed.), IFB. Vol. 53, 221--236, Springer, 1982]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. W. Händler, "Prozessor mit Mikroprogramm-steuerung einer digitalen Rechenanlage", Patent Nr. 2419241, 4/22/1974]]Google ScholarGoogle Scholar
  16. W. Händler, F. Hofmann, H. J. Schneider, "A general purpose array with a broad spectrum of applications", W. Händler (ed.), Computer Architecture, IFB, Vol. 4, 311--335, 1974]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. W. Händler, R. Klar, "Fitting processors to the needs of a general purpose array (EGPA)", Proc. MICRO-8, 87--97, 1975]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. H. Hessenauer, "Support of vertical dataprocessing by additional hardware", Feilmeier (ed.): Parallel Computers-Parallel Mathematics, Proc. of the IMACS (AICA)-Symposium, 83--86, North Holland, 1977]]Google ScholarGoogle Scholar
  19. S. Lamb, "An add-in recognition memory for S-100 bus microcomputers, part 1-3", Computer Design, 8/78: 140--142, 9/78: 162--168, 10/78: 182--186, 1978]]Google ScholarGoogle Scholar
  20. D. Landskov, S. Davidson, B. D. Shriver, P. W. Mallet, "Local microcode compaction techniques", Computing Surveys, Vol. 12, 3, 261--294, 1980]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. H. J. Schneider, "Set theoretic concepts in programming languages and their implementation", Noltemeier (ed.): Graphtheoretic concepts in computer Science, LNCS, Vol. 100, 42--54, Springer, 1981]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. R. J. Sheraga, J. L. Gieser, "Automatic Microcode Generation for Horizontally Microprogrammed Processors", Proc. Micro 14, SIGMICRO newsletter, Vol. 12, 4, 154--168, 1981]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. M. Sint, "MIDL - A Microinstruction Description Language", Proc. Micro 14, SIGMICRO newsletter, Vol. 12, 4, 95--106, 1981]] Google ScholarGoogle Scholar
  24. M. Tokoro, E. Tamura, K. Takase, K. Tamaru, "An Approach to Microprogram Optimization considering Resource Occupancy and Instruction Formats", Proc. Micro 10, Vol. 8, 3, 92--108, 1977]] Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. S. R. Vegdahl, "Phase Coupling and Constant Generation in an Optimizing Microcode Compiler", Proc. Micro 15, Vol. 13, 4, 125--133, 1982]] Google ScholarGoogle ScholarDigital LibraryDigital Library

Recommendations

Comments

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Sign in

Full Access

  • Published in

    cover image ACM SIGMICRO Newsletter
    ACM SIGMICRO Newsletter  Volume 14, Issue 4
    December 1983
    205 pages
    ISSN:1050-916X
    DOI:10.1145/1096419
    Issue’s Table of Contents

    Copyright © 1983 Authors

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Publication History

    • Published: 1 December 1983

    Check for updates

    Qualifiers

    • article

PDF Format

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader
About Cookies On This Site

We use cookies to ensure that we give you the best experience on our website.

Learn more

Got it!