Abstract
Designers of previous generations of microprocessors have relied heavily on ever higher clock frequencies in order to provide increased throughput. As successive generations of microprocessors become more and more optimized, it becomes necessary to increase the use of parallelism and pipelining in order to realize significant increases in throughput. The internal circuitry of the iAPX 286 is organized in such a way that throughput is significantly increased even though major functional enhancements, which would normally be expected to reduce throughput, are also implemented.
Index Terms
(auto-classified)iAPX 286 microarchitecture to maximize performance
Recommendations
Performance evaluation of the PowerPC 620 microarchitecture
ISCA '95: Proceedings of the 22nd annual international symposium on Computer architectureThe PowerPC 620™ microprocessor is the most recent and performance leading member of the PowerPC™ family. The 64-bit PowerPC 620 microprocessor employs a two-phase branch prediction scheme, dynamic renaming for all the register files, ...
Performance evaluation of the PowerPC 620 microarchitecture
Special Issue: Proceedings of the 22nd annual international symposium on Computer architecture (ISCA '95)The PowerPC 620™ microprocessor is the most recent and performance leading member of the PowerPC™ family. The 64-bit PowerPC 620 microprocessor employs a two-phase branch prediction scheme, dynamic renaming for all the register files, ...
Microarchitecture of HaL's CPU
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order ...






Comments