Abstract
There are many ways to implement an algorithm using a digital system. We can implement an algorithm directly in software, firmware, hardware or a mix of these techniques. For example, a program can be written for a microcomputer that uses external hardware (e.g. a calculator chip) to do floating point arithmetic. Another example is a machine language program that is optimized by rewriting heavily used portions of the program in firmware. Thus we see that a user (a term we shall use throughout to mean the implementor of the algorithm) potentially has a wide range of implementation methods from which to choose.
- Bauer, S. M. "Bell Labs microcode for the IBM 360/67," Eighth Annual Workshop on Microprogramming, (September, 1975), pp. 40--45.]] Google Scholar
Digital Library
- Chesson, G. L. "Communication and control in a Cluster Network,"
Proceedings ACM , 1974, pp. 509--514.]]Google ScholarDigital Library
- Davidson, S. "An Examination of Software-Firmware Tradeoffs," Masters Thesis, University of Illinois at Urbana-Champaign, January 1977.]]Google Scholar
- Davidson, S. "A Network of Dynamically Microprogrammable Machines," SIGMICRO Newsletter 6, No. 4 (December, 1975), pp. 27--32.]] Google Scholar
Digital Library
- Davidson, S. "Syntax and Use of the SUE Microassembler," Annual Progress Report (ending May 20, 1975), Department of Computer Science, University of Illinois, Report No. UIUCDCS-APR-75, pp. 353--360.]]Google Scholar
- Davidson, S. and Tao, W. Y. "Testing of Microprograms Using the Lockheed SUE microinstruction Simulator," Proceedings of Symposium on Simulation of Computer Systems (August, 1976), pp. 189--196.]] Google Scholar
Digital Library
- Hassitt, A., Lageschutte, J. W. and Lyon, L. E. "Implementation of a High Level Language "Machine," Comm. ACM 16,4 (April, 1973), pp. 199--212.]] Google Scholar
Digital Library
- Jones, D. and Lathrop, S. "An Assembler for the INTEL 8080 on the PDP-11," CS491 Class Project, (Spring, 1974), University of Illinois at Urbana-Champaign.]]Google Scholar
- Krishnaswamy, J. "A Pascal Compiler," (in preparation).]]Google Scholar
- Lockheed Electronics "Microprogramming Guideline for the SUE 1110 Microprocessor," SUE Application Memo No. 101.]]Google Scholar
- Lockheed Electronics "SUE Processor Instruction Set," General System Bulletin 63, Third Edition (May, 1973).]]Google Scholar
- McClary, E., "An Execution Time Monitor for the PDP-11," (Internal Memo), 1975.]]Google Scholar
- Tao, W. Y. "A User Manual for the Lockheed SUE Microinstruction Simulator (Revised)," File No. UIUCDCS-F-75-883, Department of Computer Science, University of Illinois at Urbana-Champaign, (May, 1975).]]Google Scholar
Recommendations
Enabling a Uniform Programming Model Across the Software/Hardware Boundary
FCCM '06: Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing MachinesIn this paper, we present hthreads, a unifying programming model for specifying application threads running within a hybrid CPU/FPGA system. Threads are specified from a single pthreads multithreaded application program and compiled to run on the CPU or ...
Case study of finite resource optimization in FPGA using genetic algorithm
GEC '09: Proceedings of the first ACM/SIGEVO Summit on Genetic and Evolutionary ComputationModern Field-Programmable Gate Arrays (FPGAs) are becoming very popular in embedded systems and high-performance applications. FPGA has benefited from the shrinking of transistor feature size, which allows more on-chip reconfigurable (e.g. memories and ...
Case Study on a Software Communications Architecture Component for Hardware Acceleration
U-MEDIA '11: Proceedings of the 2011 Fourth International Conference on Ubi-Media ComputingIn this paper we introduce an architecture for hardware acceleration of Software Communication Architecture (SCA) components. Intercommunication, as well as responsiveness and power dissipation, is essential for the components of SCA. Thus, we studied ...






Comments