Abstract
In a real-time process control environment, it is common for a processor to spend a sizable amount of time servicing interrupts. It is reasonable, then, to search for methods to decrease this time. One such technique involves the implementation of the routine at the microprogram level.This paper relates to the comparison of a microprogrammed and machine-level programmed interrupt service routine. It is shown that a reduction in time spent in the routine is achievable using microprogramming.
- {DGC74} "_____"; MICROPROGRAMMING WITH THE ECLIPSE COMPUTER WCS FEATURE; Data General Corporation, 1974.Google Scholar
- {HAUT77} d'Hautcourt-Carrette, Francoise; "A Microprogrammed Virtual Memory for the Eclipse"; SIGMICRO; Vol.8; No. 2; June, 1977. Google Scholar
Digital Library
- {MART77} Martin, Daniel; "An Eclipse Microassembler"; SIGMICRO; Vol.8; No.2; March 1977. Google Scholar
Digital Library
- {GIL77} Gilmore, Terry Lee; "A Microprogrammed Interrupt Service Routine Using the Eclipse Computer"; SENIOR PROJECT; University of California, Santa Barbara; Aug. 1977.Google Scholar
Recommendations
Microprogrammed computer simulator tools
A versatile microassembler and assembler program is described that was developed to facilitate the preparation of symbolic microprograms and assembly language programs for use with the microprogrammable computer simulator ET (educational tool) ...
Interrupt Handling for Out-of-Order Execution Processors
Processors with multiple functional units, including the superscalars, achieve significant performance enhancement through low-level execution concurrency. In such processors, multiple instructions are often issued and definitely executed concurrently ...
A Fast Interrupt Handling Scheme for VLIW Processors
PACT '98: Proceedings of the 1998 International Conference on Parallel Architectures and Compilation TechniquesInterrupt handling in out-of-order execution processors requires complex hardware schemes to maintain the sequential state. The amount of hardware will be substantial in VLIW architectures due to the nature of issuing a very large number of instructions ...






Comments