ABSTRACT
Reconfigurable architecture is one solution to the increasing computational requirement that often cannot be met by the low-end embedded processors. Compiling applications to such architectures involves hardware/software partitioning. To partition the applications, a set of parameters, such as the hardware execution time and hardware area consumption, is required for each application block. Quick derivation of the parameters for all the blocks is essential. Previous research has shown that the coarse-grained reconfigurable architectures are able to accelerate the applications. However, no research effort has been made to find the area and time for application blocks implemented on such architectures. In this paper we present an estimation model for the coarse-grained reconfigurable architectures implemented on FPGA platforms. The estimation model is able to quickly produce an area-time graph, which shows the area and time relationship, for each application block. The accuracy of the estimation model has been verified on real applications. Experiment shows that the estimation error for the area consumption is within 13% and the estimation error for the time is within 8%.
- V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer Academic Publishers, Nowell, Massachusetts, 1999. Google Scholar
Digital Library
- C. Brandolese, W. Fornaciari, and F. Salice. An area estimation methodology for fpga based designs at systemc-level. In Proceedings of the 41st annual conference on design automation, pages 129--132, 2004. Google Scholar
Digital Library
- L. N. Chakrapani, J. Gyllenhaal, W. mei W. Hwu, S. A. Mahlke, K. V. Palem, and R. M. Rabbah. Trimaran: An infrastructure for research in instruction-level parallelism. In Lecture Notes in Computer Science (Langurages and Compilers for High Performance Computing), pages 32--41, September 2004. Google Scholar
Digital Library
- K. Compton and S. Hauck. Reconfigurable computing: A survey of systems and software. ACM Computing Surveys, 34(2):171--210, June 2002. Google Scholar
Digital Library
- A. DeHon. Dynamically programmable gate arrays: A step toward increased computational density. In Proceedings of Fourth Canadian Workshop of Field-Programmable Devices (FPD), pages 47--54, May 1996.Google Scholar
- A. A. Duncan, D. C. Hendry, and P. Gray. An overview of the cobra-abs high level synthesis system for multi-fpga systems. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 106--115, 1998. Google Scholar
Digital Library
- C. Ebeling, D. C. Cronquist, and P. Franklin. Rapid - reconfigurable pipelined datapath. In Proceedings of the 6th international workshop on Field-Programmable Logic, Smart Applications, pages 126--135, 1996. Google Scholar
Digital Library
- S. C. Goldstein, H. Schmit, M. Budiu, S. Cadambi, M. Moe, and R. R. Taylor. Piperench: A reconfigurable architecture and compiler. Computer, 33(3):70--77, April 2000. Google Scholar
Digital Library
- Z. Huang, S. Malik, N. Moreano, and G. Araujo. The design of dynamically reconfigurable datapath coprocessors. ACM Transactions on Embedded Computing Systems, 3(2):361--384, May 2004. Google Scholar
Digital Library
- A. Kuehlmann and R. A. Bergamaschi. Timing analysis in high-level synthesis. In Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design, pages 349--354, 1992. Google Scholar
Digital Library
- D. Kulkarni, W. A. Najjar, R. Rinker, and F. J. Kurdahi. Fast area estimation to support compiler optimizations in fpga-based reconfigurable systems. In Proceedings of the 10th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, pages 239--247, 2002. Google Scholar
Digital Library
- F. J. Kurdahi and A. C. Parker. Real: A program for register allocation. In Proceedings of 24th ACM/IEEE conference on Design Automation, pages 210--215, 1987. Google Scholar
Digital Library
- C. Lee, M. Potkonjak, and W. H. M. Smith. Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of International Symposium on Microarchitecture, pages 330--335. Google Scholar
Digital Library
- V. C. Li and G. L. Curry. Solving multidimensional knapsack problems with generalized upper bound constraints using critical event tabu search. Computers & Operations Research, 32(4):825--848, 2005. Google Scholar
Digital Library
- J. Liao, W. F. Wong, and T. Mitra. A model for hardware realization of kernel loops. In Proceedings of 13th International Conference on Field Programmable Logic and Application, pages 334--344, September 2003.Google Scholar
Cross Ref
- J. Madsen, J. Grode, P. Knudsen, M. E. Petersen, and A. Haxthausen. Lycos: the lyngby co-synthesis system. Design Automation for Embedded Systems, 2(2):1--43, 1997.Google Scholar
Digital Library
- A. Marshall, T. Stansfield, I. Kostarnoy, J. Vuillemin, and B. Hutchings. A reconfigurable arithmetic array for multimedia applications. In Proceedings of the seventh international symposium on Field programmable gate arrays, pages 135--143, 1999. Google Scholar
Digital Library
- B. Mei, A. Lambrechts, J. Y. Mignolet, D. Verkest, and R. Lauwereins. Architecture exploration for a reconfigurable architecture template. IEEE Design & Test, 22(2):90--101, March 2005. Google Scholar
Digital Library
- M. Meribout and M. Motomura. Efficient metrics and high-level synthesis for dynamically reconfigurable logic. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 12(6):603--621, June 2004. Google Scholar
Digital Library
- A. Nayak, M. Haldar, A. Choudhary, and P. Banerjee. Accurate area and delay estimators for fpgas. In Proceedings of the conference on Design, Automation and Test in Europe, pages 862--869, 2002. Google Scholar
Digital Library
- N. Nedjah and L. de Macedo Mourelle. How many clbs does your circuit need to be implemented? In Proceedings of 12th IEEE International Workshop on Rapid System Prototyping, pages 174--179, 2001. Google Scholar
Digital Library
- S. Y. Ohm, F. J. Kurdahi, N. Dutt, and M. Xu. A comprehensive estimation technique for high-level synthesis. In Proceedings of the 8th international symposium on System Synthesis, pages 122--127, 1995. Google Scholar
Digital Library
- R. Schreiber, S. Aditya, S. Mahlke, V. Kathail, B. R. Rau, D. Cronquist, and M. Sivaraman. Pico-npa: High-level synthesis of nonprogrammable hardware accelerators. Journal of VLSI Signal Processing Systems, 31(2):127--142, June 2002. Google Scholar
Digital Library
- H. Singh, M. H. Lee, G. Lu, F. J. Kurdahi, N. Bagherzadeh, and E. M. C. Filho. Morphosys: An integrated reconfigurable system for data-parallel and computation-intensive applications. IEEE Transactions on Computers, 49(5):465--481, May 2000. Google Scholar
Digital Library
- Xilinx. Timing analyzer reference/user guide, 1995.Google Scholar






Comments