ABSTRACT
The continual decrease in transistor size (through either scaled CMOS or emerging nano-technologies) promises to usher in an era of tera to peta-scale integration. However, this decrease in size is also likely to increase defect densities, contributing to the exponentially increasing cost of top-down lithography. Bottom-up manufacturing techniques, like self assembly, may provide a viable lower-cost alternative to top-down lithography, but may also be prone to higher defects. Therefore, regardless of fabrication methodology, defect tolerant architectures are necessary to exploit the full potential of future increased device densities.This paper explores a defect tolerant SIMD architecture. A key feature of our design is the ability of a large number of limited capability nodes with high defect rates (up to 30%) to self-organize into a set of SIMD processing elements. Despite node simplicity and high defect rates, we show that by supporting the familiar data parallel programming model the architecture can execute a variety of programs. The architecture efficiently exploits a large number of nodes and higher device densities to keep device switching speeds and power density low. On a medium sized system (~1cm2 area), the performance of the proposed architecture on our data parallel programs matches or exceeds the performance of an aggressively scaled out-of-order processor (128-wide, 8k reorder buffer, perfect memory system). For larger systems (>1cm2), the proposed architecture can match the performance of a chip multiprocessor with 16 aggressively scaled out-of-order cores.
- H. Abelson et al. Amorphous Computing. Communications of the ACM, 43(5):74--82, 2000. Google Scholar
Digital Library
- T. Austin et al. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59--67, Feb. 2002 Google Scholar
Digital Library
- A. Bachtold et al. Logic Circuits with Carbon Nanotube Transistors. Science, 294:1317--1320, Nov. 2001Google Scholar
Cross Ref
- P. J. Burke. Carbon Nanotube Devices for GHz to THz Applications. Proc. of SPIE, 5593:52--61, 2004Google Scholar
Cross Ref
- S. Ciricescu et al. The Reconfigurable Streaming Vector Processor (RSVP). Proc. of the 36th Annual IEEE/ACM Int'l Symposium on Microarchitecture, pages 141--150, Dec. 2003 Google Scholar
Digital Library
- W. B. Culbertson et al. The Teramac Custom Computer: Extending the Limits with Defect Tolerance. In Proc. of the IEEE Int'l Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 1996. Google Scholar
Digital Library
- Y. K. Dalal and R. M. Metcalfe. Reverse Path Forwarding of Broadcast Packets. Communications of the ACM, 21(12):1040--1048, 1978. Google Scholar
Digital Library
- A. DeHon. Array-Based Architecture for Molecular Electronics. In Proc. of the First Workshop on Non-Silicon Computation (NSC-1), Feb. 2002.Google Scholar
- C. Dwyer et al. DNA Functionalized Single-Walled Carbon Nanotubes. Nanotechnology, 13:601--604, 2002.Google Scholar
Cross Ref
- C. Dwyer. Self-Assembled Computer Architecture: Design and Fabrication Theory. PhD thesis, Univ. of North Carolina, 2003. Google Scholar
Digital Library
- C. Dwyer et al. Semi-empirical SPICE Models for Carbon Nanotube FET Logic. In Proc. of the Fourth IEEE Conference on Nanotechnology, Aug. 2004.Google Scholar
Cross Ref
- C. Dwyer et al. The Design and Fabrication of a Fully Addressable 8-tile DNA Lattice. In Foundations of Nanoscience: Self-Assembled Architectures and Devices, pages 187--191, Apr. 2005.Google Scholar
- R. Espasa et al. Tarantula: A Vector Extension to the Alpha Architecture. Proc. of the 29th Annual Int'l Symposium on Computer Architecture, pages 281--292, May 2002. Google Scholar
Digital Library
- S. C. Goldstein and M. Budiu. NanoFabrics: Spatial Computing Using Molecular Electronics. Proc. of the 28th Annual Int'l Symposium on Computer Architecture, pages 178--191, July 2001. Google Scholar
Digital Library
- H. Hofstee. Power Efficient Processor Architecture and The Cell Processor. Proc. of the Eleventh Int'l Symposium on High-Performance Computer Architecture, pages 258--262, Feb. 2005. Google Scholar
Digital Library
- Y. Huang et al. Logic Gates and Computation from Assembled Nanowire Building Blocks. Science, 294:1313--1317, Nov. 2001.Google Scholar
Cross Ref
- C. Intanagonwiwat et al. Directed Diffusion: A Scalable and Robust Communication Paradigm for Sensor Networks. In Mobile Computing and Networking, pages 56--67, 2000. Google Scholar
Digital Library
- International Technology Roadmap for Semiconductors, 2005.Google Scholar
- U. Kapasi et al. The Imagine Stream Processor. Proc. IEEE Int'l Conference on Computer Design, pages 282--288, Sept. 2002. Google Scholar
Digital Library
- D.E. Knuth. The Art of Computer Programming. Addison-Wesley, 1973. Google Scholar
Digital Library
- C.E. Leiserson et al. The Network Architecture of the Connection Machine CM-5. Proc. of the Fourth ACM Symposium on Parallel Algorithms and Architectures, pages 272--285, June 1992. Google Scholar
Digital Library
- A. Lines. Asynchronous interconnect for synchronous SoC design. IEEE Micro, 24:32--41, Jan/Feb 2004. Google Scholar
Digital Library
- R. Lyons and W. Vanderkulk. The Use of Triple-Modular Redundancy to Improve Computer Reliability. IBM Journal, pages 200--209, 1962.Google Scholar
Digital Library
- K. Mai et al. Smart Memories: A Modular Reconfigurable Architecture. Proc. of the 27th Annual Int'l Symposium on Computer Architecture, June 2000. Google Scholar
Digital Library
- R. Needham and D. Wheeler. Tea Extensions. Technical report, Computer Laboratory, University of Cambridge, Oct. 1997.Google Scholar
- S.H. Park et al. Finite-size, Fully-Addressable DNA Tile Lattices Formed by Hierarchical Assembly Procedures. Angewandte Chemie, 45:735--739, Jan. 2006.Google Scholar
Cross Ref
- J.P. Patwardhan et al. Circuit and System Architecture for DNA-Guided Self-Assembly of Nanoelectronics. Proc. of Foundations of Nanoscience: Self-Assembled Architectures and Devices, pages 344--358, Apr. 2004.Google Scholar
- J.P. Patwardhan et al. Evaluating the Connectivity of Self-Assembled Networks of Nano-scale Processing Elements. In IEEE Int'l Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '05), pages 2.1--2.8, May 2005.Google Scholar
- J.P. Patwardhan et al. Design and Evaluation of Fail-Stop Self-Assembled Nanoscale Processing Elements. In IEEE Int'l Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '06), June 2006.Google Scholar
- J.P. Patwardhan et al. NANA: A Nano-scale Active Network Architecture. ACM Journal on Emerging Technologies in Computing Systems, 2(1):1--30, 2006. Google Scholar
Digital Library
- J. P. Patwardhan et al. Self-Assembled Networks: Control vs. Complexity. 1st Int'l Conference on Nano-Networks, Sept. 2006.Google Scholar
- Performance Database Server. http://www.netlib.org/performance/html/PDStop.html.Google Scholar
- B.H. Robinson and N.C. Seeman. The design of a biochop: a self-assembling molecular-scale memory device. Protein Engineering, 1:295--300, Aug. 1987.Google Scholar
Cross Ref
- S. Rosenblatt et al. Mixing at 50GHz using a Single-Walled Carbon Nanotube Transistor. Applied Physics Letters, 87:153111, Oct. 2005.Google Scholar
Cross Ref
- M.D. Schroeder et al. Autonet: A High-speed, Self-Configuring Local Area Network Using Point to Point Links. IEEE Journal on Selected Areas in Communications, 9(8), Oct. 1991.Google Scholar
Digital Library
- K. Skinner et al. Nanowire Transistors, Gate Electrodes, and Their Directed Self-Assembly. In The 72nd Southeastern Section of the American Physical Society (SESAPS), Nov. 2005.Google Scholar
- J. von Neumann. Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components. In C.Shannon and J. McCarthy, editors, Automata Studies, pages 43-98. Princeton University Press, Princeton, NJ, 1956.Google Scholar
Cross Ref
- D. Wheeler and R. Needham. TEA: A Tiny Encryption Algorithm. In Fast Software Encryption: Second Int'l Workshop, Dec. 1994.Google Scholar
- E. Winfree et al. Design and Self-Assembly of Two-Dimensional DNA Crystals. Nature, 394:539, 1998.Google Scholar
Cross Ref
- H. Yan et al. DNA Templated Self-Assembly of Protein Arrays and Highly Conductive Nanowires. Science, 301(5641):1882--1884, Sept. 2003.Google Scholar
Index Terms
A defect tolerant self-organizing nanoscale SIMD architecture
Recommendations
A defect tolerant self-organizing nanoscale SIMD architecture
Proceedings of the 2006 ASPLOS ConferenceThe continual decrease in transistor size (through either scaled CMOS or emerging nano-technologies) promises to usher in an era of tera to peta-scale integration. However, this decrease in size is also likely to increase defect densities, contributing ...
A defect tolerant self-organizing nanoscale SIMD architecture
Proceedings of the 2006 ASPLOS ConferenceThe continual decrease in transistor size (through either scaled CMOS or emerging nano-technologies) promises to usher in an era of tera to peta-scale integration. However, this decrease in size is also likely to increase defect densities, contributing ...
A defect tolerant self-organizing nanoscale SIMD architecture
Proceedings of the 2006 ASPLOS ConferenceThe continual decrease in transistor size (through either scaled CMOS or emerging nano-technologies) promises to usher in an era of tera to peta-scale integration. However, this decrease in size is also likely to increase defect densities, contributing ...








Comments