skip to main content
10.1145/1168857.1168888acmconferencesArticle/Chapter ViewAbstractPublication PagesasplosConference Proceedingsconference-collections
Article

A defect tolerant self-organizing nanoscale SIMD architecture

Published:20 October 2006Publication History

ABSTRACT

The continual decrease in transistor size (through either scaled CMOS or emerging nano-technologies) promises to usher in an era of tera to peta-scale integration. However, this decrease in size is also likely to increase defect densities, contributing to the exponentially increasing cost of top-down lithography. Bottom-up manufacturing techniques, like self assembly, may provide a viable lower-cost alternative to top-down lithography, but may also be prone to higher defects. Therefore, regardless of fabrication methodology, defect tolerant architectures are necessary to exploit the full potential of future increased device densities.This paper explores a defect tolerant SIMD architecture. A key feature of our design is the ability of a large number of limited capability nodes with high defect rates (up to 30%) to self-organize into a set of SIMD processing elements. Despite node simplicity and high defect rates, we show that by supporting the familiar data parallel programming model the architecture can execute a variety of programs. The architecture efficiently exploits a large number of nodes and higher device densities to keep device switching speeds and power density low. On a medium sized system (~1cm2 area), the performance of the proposed architecture on our data parallel programs matches or exceeds the performance of an aggressively scaled out-of-order processor (128-wide, 8k reorder buffer, perfect memory system). For larger systems (>1cm2), the proposed architecture can match the performance of a chip multiprocessor with 16 aggressively scaled out-of-order cores.

References

  1. H. Abelson et al. Amorphous Computing. Communications of the ACM, 43(5):74--82, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. T. Austin et al. SimpleScalar: An Infrastructure for Computer System Modeling. IEEE Computer, 35(2):59--67, Feb. 2002 Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. A. Bachtold et al. Logic Circuits with Carbon Nanotube Transistors. Science, 294:1317--1320, Nov. 2001Google ScholarGoogle ScholarCross RefCross Ref
  4. P. J. Burke. Carbon Nanotube Devices for GHz to THz Applications. Proc. of SPIE, 5593:52--61, 2004Google ScholarGoogle ScholarCross RefCross Ref
  5. S. Ciricescu et al. The Reconfigurable Streaming Vector Processor (RSVP). Proc. of the 36th Annual IEEE/ACM Int'l Symposium on Microarchitecture, pages 141--150, Dec. 2003 Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. W. B. Culbertson et al. The Teramac Custom Computer: Extending the Limits with Defect Tolerance. In Proc. of the IEEE Int'l Symposium on Defect and Fault Tolerance in VLSI Systems, Nov. 1996. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Y. K. Dalal and R. M. Metcalfe. Reverse Path Forwarding of Broadcast Packets. Communications of the ACM, 21(12):1040--1048, 1978. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. A. DeHon. Array-Based Architecture for Molecular Electronics. In Proc. of the First Workshop on Non-Silicon Computation (NSC-1), Feb. 2002.Google ScholarGoogle Scholar
  9. C. Dwyer et al. DNA Functionalized Single-Walled Carbon Nanotubes. Nanotechnology, 13:601--604, 2002.Google ScholarGoogle ScholarCross RefCross Ref
  10. C. Dwyer. Self-Assembled Computer Architecture: Design and Fabrication Theory. PhD thesis, Univ. of North Carolina, 2003. Google ScholarGoogle ScholarDigital LibraryDigital Library
  11. C. Dwyer et al. Semi-empirical SPICE Models for Carbon Nanotube FET Logic. In Proc. of the Fourth IEEE Conference on Nanotechnology, Aug. 2004.Google ScholarGoogle ScholarCross RefCross Ref
  12. C. Dwyer et al. The Design and Fabrication of a Fully Addressable 8-tile DNA Lattice. In Foundations of Nanoscience: Self-Assembled Architectures and Devices, pages 187--191, Apr. 2005.Google ScholarGoogle Scholar
  13. R. Espasa et al. Tarantula: A Vector Extension to the Alpha Architecture. Proc. of the 29th Annual Int'l Symposium on Computer Architecture, pages 281--292, May 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. S. C. Goldstein and M. Budiu. NanoFabrics: Spatial Computing Using Molecular Electronics. Proc. of the 28th Annual Int'l Symposium on Computer Architecture, pages 178--191, July 2001. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. H. Hofstee. Power Efficient Processor Architecture and The Cell Processor. Proc. of the Eleventh Int'l Symposium on High-Performance Computer Architecture, pages 258--262, Feb. 2005. Google ScholarGoogle ScholarDigital LibraryDigital Library
  16. Y. Huang et al. Logic Gates and Computation from Assembled Nanowire Building Blocks. Science, 294:1313--1317, Nov. 2001.Google ScholarGoogle ScholarCross RefCross Ref
  17. C. Intanagonwiwat et al. Directed Diffusion: A Scalable and Robust Communication Paradigm for Sensor Networks. In Mobile Computing and Networking, pages 56--67, 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  18. International Technology Roadmap for Semiconductors, 2005.Google ScholarGoogle Scholar
  19. U. Kapasi et al. The Imagine Stream Processor. Proc. IEEE Int'l Conference on Computer Design, pages 282--288, Sept. 2002. Google ScholarGoogle ScholarDigital LibraryDigital Library
  20. D.E. Knuth. The Art of Computer Programming. Addison-Wesley, 1973. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. C.E. Leiserson et al. The Network Architecture of the Connection Machine CM-5. Proc. of the Fourth ACM Symposium on Parallel Algorithms and Architectures, pages 272--285, June 1992. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. A. Lines. Asynchronous interconnect for synchronous SoC design. IEEE Micro, 24:32--41, Jan/Feb 2004. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. R. Lyons and W. Vanderkulk. The Use of Triple-Modular Redundancy to Improve Computer Reliability. IBM Journal, pages 200--209, 1962.Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. K. Mai et al. Smart Memories: A Modular Reconfigurable Architecture. Proc. of the 27th Annual Int'l Symposium on Computer Architecture, June 2000. Google ScholarGoogle ScholarDigital LibraryDigital Library
  25. R. Needham and D. Wheeler. Tea Extensions. Technical report, Computer Laboratory, University of Cambridge, Oct. 1997.Google ScholarGoogle Scholar
  26. S.H. Park et al. Finite-size, Fully-Addressable DNA Tile Lattices Formed by Hierarchical Assembly Procedures. Angewandte Chemie, 45:735--739, Jan. 2006.Google ScholarGoogle ScholarCross RefCross Ref
  27. J.P. Patwardhan et al. Circuit and System Architecture for DNA-Guided Self-Assembly of Nanoelectronics. Proc. of Foundations of Nanoscience: Self-Assembled Architectures and Devices, pages 344--358, Apr. 2004.Google ScholarGoogle Scholar
  28. J.P. Patwardhan et al. Evaluating the Connectivity of Self-Assembled Networks of Nano-scale Processing Elements. In IEEE Int'l Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '05), pages 2.1--2.8, May 2005.Google ScholarGoogle Scholar
  29. J.P. Patwardhan et al. Design and Evaluation of Fail-Stop Self-Assembled Nanoscale Processing Elements. In IEEE Int'l Workshop on Design and Test of Defect-Tolerant Nanoscale Architectures (NANOARCH '06), June 2006.Google ScholarGoogle Scholar
  30. J.P. Patwardhan et al. NANA: A Nano-scale Active Network Architecture. ACM Journal on Emerging Technologies in Computing Systems, 2(1):1--30, 2006. Google ScholarGoogle ScholarDigital LibraryDigital Library
  31. J. P. Patwardhan et al. Self-Assembled Networks: Control vs. Complexity. 1st Int'l Conference on Nano-Networks, Sept. 2006.Google ScholarGoogle Scholar
  32. Performance Database Server. http://www.netlib.org/performance/html/PDStop.html.Google ScholarGoogle Scholar
  33. B.H. Robinson and N.C. Seeman. The design of a biochop: a self-assembling molecular-scale memory device. Protein Engineering, 1:295--300, Aug. 1987.Google ScholarGoogle ScholarCross RefCross Ref
  34. S. Rosenblatt et al. Mixing at 50GHz using a Single-Walled Carbon Nanotube Transistor. Applied Physics Letters, 87:153111, Oct. 2005.Google ScholarGoogle ScholarCross RefCross Ref
  35. M.D. Schroeder et al. Autonet: A High-speed, Self-Configuring Local Area Network Using Point to Point Links. IEEE Journal on Selected Areas in Communications, 9(8), Oct. 1991.Google ScholarGoogle ScholarDigital LibraryDigital Library
  36. K. Skinner et al. Nanowire Transistors, Gate Electrodes, and Their Directed Self-Assembly. In The 72nd Southeastern Section of the American Physical Society (SESAPS), Nov. 2005.Google ScholarGoogle Scholar
  37. J. von Neumann. Probabilistic Logics and the Synthesis of Reliable Organisms from Unreliable Components. In C.Shannon and J. McCarthy, editors, Automata Studies, pages 43-98. Princeton University Press, Princeton, NJ, 1956.Google ScholarGoogle ScholarCross RefCross Ref
  38. D. Wheeler and R. Needham. TEA: A Tiny Encryption Algorithm. In Fast Software Encryption: Second Int'l Workshop, Dec. 1994.Google ScholarGoogle Scholar
  39. E. Winfree et al. Design and Self-Assembly of Two-Dimensional DNA Crystals. Nature, 394:539, 1998.Google ScholarGoogle ScholarCross RefCross Ref
  40. H. Yan et al. DNA Templated Self-Assembly of Protein Arrays and Highly Conductive Nanowires. Science, 301(5641):1882--1884, Sept. 2003.Google ScholarGoogle Scholar

Index Terms

  1. A defect tolerant self-organizing nanoscale SIMD architecture

        Recommendations

        Comments

        Login options

        Check if you have access through your login credentials or your institution to get full access on this article.

        Sign in

        PDF Format

        View or Download as a PDF file.

        PDF

        eReader

        View online with eReader.

        eReader
        About Cookies On This Site

        We use cookies to ensure that we give you the best experience on our website.

        Learn more

        Got it!