Abstract
Managing power concerns in microprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these simulators can be quite useful for microarchitectural studies, their generality limits how accurate they can be for any one chip family. Furthermore, their hardware focus means that they do not explicitly enable studying the interaction of different software layers, such as Java applications and their underlying runtime system software. This paper describes and evaluates XTREM, a power-simulation tool tailored for the Intel XScale microarchitecture. In building XTREM, our goals were to develop a microarchitecture simulator that, while still offering size parameterizations for cache and other structures, more accurately reflected a realistic processor pipeline. We present a detailed set of validations based on multimeter power measurements and hardware performance counter sampling. XTREM exhibits an average performance error of only 6.5% and an even smaller average power error: 4%. The paper goes on to present an application study enabled by the simulator. Namely, we use XTREM to produce an energy consumption breakdown for Java CDC and CLDC applications. Our simulator measurements indicate that a large percentage of the total energy consumption (up to 35%) is devoted to the virtual machine's support functions.
- Alpern, B., Attanasio, C. R., et al. 2000. The Jalapeno Virual Machine. IBM System Journal 39, 1. Google Scholar
Digital Library
- Brooks, D., Tiwari, V., and Martonosi, M. 2000. Wattch: A framework for architectural-level power analysis and optimizations. In Proceedings of the 27th International Symposium on Computer Architecture. Google Scholar
- Chang, N., Kim, K., and Lee, H. G. 2000. Cycle-accurate energy measurement and characterization with a case study of the ARM7TDMI. In IEEE Transactions on Very Large Scale Integration (VLSI) Systems. Google Scholar
- Clark, L., Hoffman, E., Miller, J., Biyani, M., Liao, L., Strazdus, S., Morrow, M., Velarde, K., and Yarch, M. 2001. An embedded 32-b microprocessor core for low-power and high-performance applications. Solid-State Circuits, IEEE Journal of 36, 11 (Nov.), 1599--1608.Google Scholar
- Contreras, G. and Martonosi, M. 2005. Power prediction for Intel XScale processors using performance monitoring unit events. In Proceedings from the International Symposium on Low-Power Electronics and Design. Google Scholar
- Contreras, G., Martonosi, M., Peng, J., Ju, R., and Lueh, G.-Y. 2004. XTREM: A power simulator for the Intel XScale core. In Proceedings from the 2004 Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES'02). Google Scholar
- Embedded Microprocessor Benchmark Consortium. 2003. EEMBC benchmarks for the Java 2 micro edition (J2ME) platform. http://www.eembc.org.Google Scholar
- Farkas, K. I., Flinn, J., Back, G., Grunwald, D., and Anderson, J.-A. M. 2000. Quantifying the energy consumption of a pocket computer and a Java Virtual Machine. In Measurement and Modeling of Computer Systems. 252--263. Google Scholar
- FM Software. 2004. GIF Picture Decoder. http://www.fmsware.com/stuff/gif.html.Google Scholar
- Guthaus, M. R. et al. 2001. MiBench: A free, commercially representative embedded benchmark suite. In IEEE 4th Annual Workshop on Workload Characterization,. Google Scholar
- Intel Corporation 2000. Intel XScale Core: Developer's Manual. Intel Corporation. Order No. 273473-001.Google Scholar
- Intel Corporation 2003a. Intel DBPXA255 Development Platform for the Intel Personal Internet Client Architecture. Intel Corporation. Order No. 278701-001.Google Scholar
- Intel Corporation 2003b. Intel XScale Microarchitecture for the PXA255 Processor: User's Manual. Intel Corporation. Order No. 278796.Google Scholar
- Isci, C. and Martonosi, M. 2003. Runtime power monitoring using high-end processors: Methodology and empirical data. In Proceedings from the 36th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-36). 93--104. Google Scholar
- Jean-loup Gailly and Mark Adler. 2004. Zlib Java Implementation. http://www.jcraft.com/jzlib.Google Scholar
- Krishnaswamy, A. and Gupta, R. 2002. Profile Guided Selection of ARM and Thumb Instructions.Google Scholar
- Legion of the Bouncy Castle. 2004. Bouncy Castle Crypto 1.18. http://www.bouncycastle.org/.Google Scholar
- Liao, Y. and Roberts, D. 2002. A high-performance and low-power 32-bit multiply-accumulate unit with single-instruction-multiple-data (SIMD) feature. Solid-State Circuits, IEEE Journal of 37, 7 (July), 926--931.Google Scholar
- M. Levy. 2002. Exploring the ARM1026EJ-S Pipeline: Extensive Architectural Modeling Highlights Frequency and IPC Tradeoffs. http://www.arm.com/miscPDFs/1752.pdf.Google Scholar
- Standard Performance Evaluation Corporation. 1998. Spec JVM Client98. http://www.specbench.org/jvm98/jvm98/doc/benchmarks/index.html.Google Scholar
- Sun Microsystems 2000. J2ME Building Block For Mobile Devices: White Paper on KVM and the Connected Limited Device Configuration (CLDC). Sun Microsystems. http://java.sun.com/j2me/docs/index.html.Google Scholar
- The SimpleScalar-ARM Power Modeling Project. 2004. PowerAnalyzer. http://www.eecs.umich.edu/~panalyzer.Google Scholar
- The SimpleScalar Toolset. 2001. SimpleScalar LLC. http://www.simplescalar.com.Google Scholar
- Vijaykrishnan, N. 2000. Energy-driven integrated hardware-software optimizations using SimplePower. In Proceedings of the 27th International Symposium on Computer Architecture. Google Scholar
Cross Ref
- Vijaykrishnan, N., M. Kandemir, S. K., Tomar, S., Sivasubramaniam, A., and Irwin, M. J. 2001. Energy behavior of Java applications from the memory perspective. The 1st USENIX Java Virtual Machine Research and Technology Symposium (JVM'01). Google Scholar
- Ye, W., Vijaykrishnan, N., Kandemir, M. T., and Irwin, M. J. 2000. The design and use of SimplePower: A cycle-accurate energy estimation tool. In Design Automation Conference. 340--345. Google Scholar
- Zaliva, V. 2004. Java regular expressions. http://www.crocodile.org.Google Scholar
Index Terms
The XTREM power and performance simulator for the Intel XScale core: Design and experiences
Recommendations
XTREM: a power simulator for the Intel XScale® core
LCTES '04: Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsManaging power concerns in icroprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these ...
XTREM: a power simulator for the Intel XScale® core
LCTES '04Managing power concerns in icroprocessors has become a pressing research problem across the domains of computer architecture, CAD, and compilers. As a result, several parameterized cycle-level power simulators have been introduced. While these ...
Power prediction for intel XScale® processors using performance monitoring unit events
ISLPED '05: Proceedings of the 2005 international symposium on Low power electronics and designThis paper demonstrates a first-order, linear power estimation model ha uses performance counters to estimate run-time CPU and memory power consumption of the Intel PXA255 processor. Our model uses a set of power weights that map hardware performance ...






Comments