Power-aware FPGA logic synthesis using binary decision diagrams

ABSTRACT

Power consumption in field programmable gate arrays (FPGAs) has become an important issue as the FPGA market has grown to include mobile platforms. In this work we present a power-aware logic optimization tool that is specialized to facilitate subsequent power-aware technology mapping. Our synthesis framework uses binary decision diagram (BDD) based collapsing and decomposition techniques in conjunction with signal switching estimates to achieve power-efficient circuit networks. The results of synthesis and subsequent power-aware technology mapping are evaluated using two distinct physical design platforms: academic VPR and Altera Quartus II. Our approach achieves an average energy reduction of 13% for Altera Cyclone II devices versus synthesis with SIS-based algebraic optimization at the cost of 11% average circuit performance if performance-optimal technology mapping is performed after synthesis. If technology mapping is tuned to achieve the same average delay for both SIS and BDD-based flows, a 3% average energy reduction is achieved by our new synthesis approach.

References

1. J. Anderson and F.N. Najm, "Power-Aware Technology Mapping for LUT-Based FPGAs," IEEE Int. Conf. on Field Programmable Technology, Dec. 2002, pp. 211--218.
2. A. H. Farrahi and J. Sarrafzadeh, "FPGA Technology Mapping for Power Minimization," Int. Workshop on Field-Programmable Logic and Applications, 1994, pp. 66--77.
3. G. Holt and A. Tyagi, "Minimizing Interconnect Energy Through Integrated Low-Power Placement and Combinational Logic Synthesis," Proc. ISPD, Apr. 1997, pp. 48--53.
4. S. Iman and M. Pedram, "POSE: Power Optimization and Synthesis Environment," Proceedings of the 33rd Design Automation Conference, June 1996, pp. 21--26.
5. J. Lamoureux and S.J.E. Wilton, "On the Interaction between Power-Aware FPGA CAD Algorithms," Proc. ICCAD, Nov. 2003.
6. C. Lennard, P. Buch, and A. Newton, "Logic Synthesis using Power-Sensitive Don't Care Sets," Proc. of Int. Symposium on Low Power Electronics and Design, 1990, pp. 293--296.
7. H. Li, W.-K. Mak and S. Katkoori, "LUT-Based FPGA Technology Mapping for Power Minimization with Optimal Depth," IEEE Computer Society Workshop on VLSI, 2001.
8. P. Lindgren, M. Kerttu, M. Thornton, and R. Drechsler, "Low Power Optimization Technique for BDD Mapped Circuits," Proc. ASP-DAC, Jan. 2001, pp. 615--621.
9. F. N. Najm, "Transition Density: A New Measure of Activity in Digital Circuits," IEEE Transactions on Computer-Aided Designs of Integrated Circuits and Systems, vol. 12, no. 2, Feb. 1993, pp. 310--323.
10. K. Poon, A. Yan, and S. Wilton, "A Flexible Power Model for FPGAs," International Conference on Field-Programmable Logic and Applications, Sep. 2002.
11. S. Roy, A. Harm, and P. Banerjee, "PowerShake: A Low Power Driven Clustering and Factoring Methodology for Boolean Expressions," Proceedings of Design, Automation and Test in Europe Conference, Feb. 1998.
12. E. M. Sentovich et al., "SIS: A System for Sequential Circuit Synthesis," UC Berkeley, Memorandum No. UCB/ERL M92/41, Electronics Research Laboratory, May 1992.
13. Z.-H. Wang, E.-C. Liu, J. Lai and T.-C. Wang, "Power Minimization in LUT-Based FPGA Technology Mapping," Proc. ASP-DAC, Jan. 2001, pp. 635--640.
14. C. Yang and M. Ciesielski, "BDS: A BDD-Based Logic Optimization System," IEEE Trans. on Comp.-Aided Design of Integrated Circuits and Sys., vol. 21, no. 7, July 2002.
15. N. Vemuri, P. Kalla, and R. Tessier, "BDD-based Logic Synthesis for LUT-Based FPGAs," ACM Transactions of Design Automation of Electronic Systems, vol. 7, no. 4, Oct. 2002, pp. 501--52.

Index Terms

• Hardware

  • Electronic design automation

    • Physical design (EDA)