Abstract
This paper discusses potential techniques for the dynamic generation of instructions in the instruction fetch unit of a processor. The chief advantage is the increased effective bandwidth in transfer of compressed program information from memory to the processor unit, which allows higher processor speed for a given memory access rate. The method is independent of cache memory techniques, although aimed at the same problem, and could be combined with use of a cache memory to obtain still more speedup of processor execution. The paper is largely at a conceptual level; work is planned to obtain data to facilitate design and simulation of a prototype machine.
- Liptay, J. S., "Structural Aspects of the System/360 Model 85. Part II, The Cache," IBM Syst. J. 7, 1 (1968), p. 19.Google Scholar
Digital Library
- Flynn, Michael J. and M. Donald MacLaren, "Microprogramming Revisited," Proceedings of the 22nd National Conference, ACM, 1967, p. 457. Google Scholar
Digital Library
- Wilkes, M. V., "The Growth of Interest in Microprogramming: A Literature Survey," Computing Surveys 1, 3 (1969), p. 139. Google Scholar
Digital Library
- Wilkes, M. V., "The Best Way to Design an Automatic Calculating Machine," Manchester University, Computer Inaugural Conference, 1951, p. 16.Google Scholar
- Rosin, R. F., "Contemporary Concepts of Microprogramming and Emulation," Computing Surveys 1, 4 (1969), p. 197. Google Scholar
Digital Library
- Flynn, M. J. and R. F. Rosin, "Microprogramming: An Introduction and a Viewpoint," IEEE Trans. on Computers C-20, 7 (1971), p. 727.Google Scholar
Digital Library
- Rakoczi, L. L., "The Computer-Within-a-Computer--A Fourth Generation Concept," IEEE Computer Group News, March 1969, p. 14.Google Scholar
- Tucker, A. B. and M. J. Flynn, "Dynamic Microprogramming: Processor Organization and Programming," Comm. ACM 14, 4 (1971), p. 240. Google Scholar
Digital Library
- Lewin, M. H., "A Proposed 'Background Move' Instruction," IEEE Computer Group News, November 1969, p. 20.Google Scholar
- Denning, P. J., "Virtual Memory," Computing Surveys 2, 3 (1970), p. 153. Google Scholar
Digital Library
- Weber, H., "A Microprogrammed Implementation of EULER on IBM System/360 Model 30," Comm. ACM 10, 9 (1967), p. 549. Google Scholar
Digital Library
- Foster, C. F. and R. Gonter, "Conditional Interpretation of Operation Codes," IEEE Trans. on Computers 20, (1971), p. 108.Google Scholar
Digital Library
- Proceedings of an ACM Conference on Proving Assertions about Programs, New Mexico State University, Las Cruces, New Mexico, January 6-7, 1972. Joint issue of SIGACT News and SIGPLAN Notices, January, 1972.Google Scholar
Recommendations
Addressing instruction fetch bottlenecks by using an instruction register file
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsThe Instruction Register File (IRF) is an architectural extension for providing improved access to frequently occurring instructions. An optimizing compiler can exploit an IRF by packing an application's instructions, resulting in decreased code size, ...
Instruction fetch deferral using static slack
MICRO 35: Proceedings of the 35th annual ACM/IEEE international symposium on MicroarchitectureIn this paper we present an approach to boosting performance and tolerating latency by deferring non-critical instructions into a deferred queue for later processing. As such, instruction deferral allows more critical instructions to be fetched, ...
Increasing the instruction fetch rate via block-structured instruction set architectures
MICRO 29: Proceedings of the 29th annual ACM/IEEE international symposium on MicroarchitectureTo exploit larger amounts of instruction level parallelism, processors are being built with wider issue widths and larger numbers of functional units. Instruction fetch rate must also be increased in order to effectively exploit the performance ...






Comments