Abstract
This note describes MCR3000, a cross-assembler and simulator for the Intel series 3000 microcomputer chip set. The MCR3000 System is written for, and runs under, the IBM System 360 OS/MVT. It consists of an assembler facility for writing and generating microcode and an execution simulator for testing and running micro programs. When one uses both the assembler and simulator, it is necessary to specify the bit slice desired. This value can range from 2 (which represents a single 3001 CPE chip) to 32, the length of an IBM full word. There is no limit to the size of the microprogram memory and powerful extensions to the addressing schemes of the 3002 MCU chip are provided.
Recommendations
Intel® Itanium® floating-point architecture
WCAE '03: Proceedings of the 2003 workshop on Computer architecture education: Held in conjunction with the 30th International Symposium on Computer ArchitectureThe Intel® Itanium® architecture is increasingly becoming one of the major processor architectures present in the market today. Launched in 2001, the Intel Itanium processor was followed in 2002 by the Itanium 2 processor, with increased integer and ...
Introducing the Intel i860 64-Bit Microprocessor
The authors describe the single-chip i860 CPU, a 64-bit, RISC (reduced-instruction-set-computer)-based microprocessor that executes parallel instructions using mainframe and supercomputer architectural concepts. They designed the 1,000,000-transistor, ...
The Intel IA-64 Compiler Code Generator
The IA-64 architecture was designed to allow the compiler to exploit a high level of instruction-level parallelism. Predication, control and data speculation, register rotation, loop branches, and a large register file are powerful features that the ...






Comments