Abstract
This paper presents a method for separating the design and implementation phases of microprogram development. The microprogram is written in terms of register transfer level micro-operations and the microinstruction format is specified by means of a field-based representation schema. The micro-operations are automatically mapped into the micro-orders of the format and packed together into microinstruction words to yield a microprogram in the defined format.
- S. S. Yau; A. C. Schowe; M. Tsuchiya. "On Storage Optimization of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974) pp. 98--106. Google Scholar
Digital Library
- F. F. Astopas; K. I. Plukas. "Method of Minimising Computer Memories" Automatic Control, Vol 5, No 4, 1971 pp. 10--16.Google Scholar
- M. Tsuchiya; M. J. Gonzales. "An Approach to the Optimization of Horizontal Microprograms" Proc. 7th Annual Workshop on Microprogramming, Palo Alto, Ca. (Sept-Oct 1974) pp. 85--90. Google Scholar
Digital Library
- S. Dasgupta; J. Tartar. "Automatic Identification of Maximal Parallelism in Straight Line Microprograms" IEEE T-C C-27, No 3 (March 1978).Google Scholar
- G. Wood. "On the Packing of Micro-operations into Micro-instruction Words" Proc 11th Annual Workshop on Microprogramming, Pacific Grove, Ca. (Nov 1978) pp. 51--55. Google Scholar
Digital Library
- E. R. Fiala. "The Maxc Systems: Computer Vol 11, No 5 (Map 1978) pp. 57--67.Google Scholar
Digital Library
Recommendations
A design of EPIC type processor based on MIPS architecture
AbstractThis paper proposes an EPIC (Explicitly Parallel Instruction Computing Architecture) type processor based on MIPS. VLIW processors can execute multiple instructions simultaneously, but due to dependency of instructions, it is often impossible to ...






Comments