ABSTRACT
Recent trends in CMOS fabrication have the demand to conserve power of processors. While dynamic voltage scaling (DVS) is effective in reducing dynamic power, microprocessors produced in ever smaller fabrication processes are increasingly dominated bystatic power. For such processors, voltage/frequency pairs below acritical speed result in higher energy per cycle than entering a processor sleep mode. Yet, computational demand above this critical speed is best met by DVS techniques while still conserving power.
We develop a novel combined leakage and DVS scheduling algorithm forreal-time systems, DVS leak, based on earliest-deadline-first scheduling (EDF). Our method trades off DVS with leakage, where the former slows down execution while the latter intelligently defers dispatching of jobs when sleeping is beneficial. We further capitalize on feedback knowledge about actual execution times to anticipate computational demands without sacrificing deadline guarantees. As such, we contribute a novel feedback delay policy for leakage awareness, which addresses structural limitations of prior approaches. Experiments show that this combined DVS/leakage algorithm results in an average of (a) 50% additional energy savings over a leakage-oblivious DVS algorithm, (b) 20% more energy savings over a more simplistic combination of DVS and sleep policies and (c) 8.5% or more over dynamic slack reclamation with procrastination. Particularly task sets with periods shorter than ten milliseconds profit from our approach with 15% energy savings over best prior schemes. This makes DVS leak the best combined DVS/leakage regulation approach for real-time systems that we know of.
- A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Design, Automation and Test in Europe, pages 518--525, 2004. Google Scholar
Digital Library
- A. Andrei, M. T. Schmitz, P. Eles, Z. Peng, and B. M. Al-Hashimi. Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems. In International Conference on Computer-Aided Design, pages 362--369, 2004. Google Scholar
Digital Library
- H. Aydin, V. Devadas, and D. Zhu. System-level energy management for periodic real-time tasks. In IEEE Real-Time Systems Symposium, pages 313--322, 2006. Google Scholar
Digital Library
- H. Aydin, R. Melhem, D. Mosse, and P. Mejia-Alvarez. Power-aware scheduling for periodic real-time tasks. IEEE Trans. Comput., 53(5):584--600, 2004. Google Scholar
Digital Library
- J.-J. Chen and T.-W. Kuo. Procrastination for leakage-aware rate-monotonic scheduling on a dynamic voltage scaling processor. In ACM SIGPLAN Conference on Language, Compiler, and Tool Support for Embedded Systems, page (accepted), June 2006. Google Scholar
Digital Library
- H. Chetto and M. Chetto. Some results of the earliest deadline scheduling algorithm. IEEE Transactions on Software Engineering, 15(10):1261--1269, Oct. 1989. Google Scholar
Digital Library
- K. Govil, E. Chan, and H. Wasserman. Comparing algorithms for dynamic speed-setting of a low-power cpu. In 1st Int'l Conference on Mobile Computing and Networking, Nov 1995. Google Scholar
Digital Library
- D. Grunwald, P. Levis, C. M. III, M. Neufeld, and K. Farkas. Policies for dynamic clock scheduling. In Symp. on Operating Systems Design and Implementation, Oct 2000. Google Scholar
Digital Library
- Intel. Intel PXA255 Processor: Electrical, Mechanical, and Thermal Specification, Feb. 2004.Google Scholar
- S. Irani, S. Shukla, and R. Gupta. Algorithms for power savings. In SODA '03: Proceedings of the fourteenth annual ACM-SIAM symposium on Discrete algorithms, pages 37--46, Philadelphia, PA, USA, 2003. Society for Industrial and Applied Mathematics. Google Scholar
Digital Library
- R. Jejurikar and R. Gupta. Dynamic slack reclemation with procrastination scheduling in real-time embedded systems. In Design Automation Conference, June 2005. Google Scholar
Digital Library
- R. Jejurikar, C. Pereira, and R. Gupta. Leakage aware dynamic voltage scaling for real-time embedded systems. In DAC '04: Proceedings of the 41st annual conference on Design automation, pages 275--280, New York, NY, USA, 2004. ACM Press. Google Scholar
Digital Library
- D. Kang, S. Crago, and J. Suh. A fast resource synthesis technique for energy-efficient real-time systems. In IEEE Real-Time Systems Symposium, Dec. 2002. Google Scholar
Digital Library
- Y.-H. Lee and C. M. Krishna. Voltage-clock scaling for low energy consumption in fixed-priority real-time systems. Real-Time Syst., 24(3):303--317, 2003. Google Scholar
Digital Library
- Y.-H. Lee, K. P. Reddy, and C. M. Krishna. Scheduling techniques for reducing leakage power in hard real-time systems. In EuroMicro Conf. on Real Time Systems, pages 105--112. IEEE Computer Society, 2003.Google Scholar
- S. M. Martin, K. Flautner, T. N. Mudge, and D. Blaauw. Combined dynamic voltage scaling and adaptive body biasing for lower power microprocessors under dynamic workloads. In L. T. Pileggi and A. Kuehlmann, editors, Intl. Conference on Computer Aidded Design, pages 721--725. ACM, 2002. Google Scholar
Digital Library
- K. Nowka, G. Carpenter, and B. Brock. The design and application of the powerpc 405lp energy-efficient system on chip. IBM Journal of Research and Development, 47(5/6), September/November 2003. Google Scholar
Digital Library
- T. Pering, T. Burd, and R. Brodersen. The simulation of dynamic voltage scaling algorithms. In Symp. on Low Power Electronics, 1995. Google Scholar
Digital Library
- P. Pillai and K. Shin. Real-time dynamic voltage scaling for low-power embedded operating systems. In Symposium on Operating Systems Principles, 2001. Google Scholar
Digital Library
- G. Quan, L. Niu, X. S. Hu, and B. Mochocki. Fixed priority scheduling for reducing overall energy on variable voltage processors. In 25th IEEE Real-Time System Symposium, pages 309--318. IEEE Computer Society, 2004. Google Scholar
Digital Library
- C. Scordino and G. Lipari. Using resource reservation techniques for power-aware scheduling. In International Conference on Embedded Sofware, 2004. Google Scholar
Digital Library
- M. Weiser, B. Welch, A. Demers, and S. Shenker. Scheduling for reduced cpu energy. In 1st Symp. on Operating Systems Design and Implementation, Nov 1994. Google Scholar
Digital Library
- F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced cpu energy. In FOCS '95: Proceedings of the 36th Annual Symposium on Foundations of Computer Science (FOCS'95), page 374, Washington, DC, USA, 1995. IEEE Computer Society. Google Scholar
Digital Library
- W. Zhang, M. Kandemir, N. Vijaykrishnan, M. Irwin, and V. De. Compiler support for reducing leakage energy consumption, 2003. Google Scholar
Digital Library
- Y. Zhu and F. Mueller. Feedback edf scheduling exploiting dynamic voltage scaling. In IEEE Real-Time Embedded Technology and Applications Symposium, pages 84--93, May 2004. Google Scholar
Digital Library
- Y. Zhu and F. Mueller. Feedback edf scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling. In ACM SIGPLAN Conference on Language, Compiler, and Tool Support for Embedded Systems, pages 203--212, June 2005. Google Scholar
Digital Library
Index Terms
DVSleak: combining leakage reduction and voltage scaling in feedback EDF scheduling
Recommendations
DVSleak: combining leakage reduction and voltage scaling in feedback EDF scheduling
Proceedings of the 2007 LCTES conferenceRecent trends in CMOS fabrication have the demand to conserve power of processors. While dynamic voltage scaling (DVS) is effective in reducing dynamic power, microprocessors produced in ever smaller fabrication processes are increasingly dominated ...
Feedback EDF scheduling exploiting hardware-assisted asynchronous dynamic voltage scaling
LCTES '05: Proceedings of the 2005 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsRecent processor support for dynamic frequency and voltage scaling (DVS) allows software to affect power consumption by varying execution frequency and supply voltage on the fly. However, processors generally enter a sleep state while transitioning ...
Feedback EDF Scheduling of Real-Time Tasks Exploiting Dynamic Voltage Scaling
Many embedded systems are constrained by limits on power consumption, which are reflected in the design and implementation for conserving their energy utilization. Dynamic voltage scaling (DVS) has become a promising method for embedded systems to ...







Comments