ABSTRACT
This paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters in the platform and generates interface modules called universal bridges between buses in the design. The design and configuration of the bridges depend on several platform components including heterogeneity of the components, traffic on the bus, size of messages and so on. We define these parameters and show how the synthesizable RTL code for the bridge can be automatically derived based on these parameters. We use industrial strength design drivers such as an MP3 decoder to test our automatically generated bridges for a variety of platforms and compare them to manually designed bridges on different quality metrics. Our experimental results show that performance of automatically generated bridges are within 5% of manual design for simple platforms but surpasses them for more complex platforms. The area and RTL code size is consistently better than manual design while giving 5 orders of improvement in development time.
- G. Borriello, L. Lavagno, and R. B. Ortega, "Interface synthesis: a vertical slice from digital logic to software components", In Proc. of ICCAD, 1998 Google Scholar
Digital Library
- S. Narayan and D. Gajski, "Synthesis os system-level bus interfaces.", Proc. European Design and Test Conference, 1997 Pages 395--399Google Scholar
- Passerone, R., Rowson, J., Sangiovanni-Vincentelli, A., "Automatic Synthesis of Interfaces between Incompatible Protocols", Proc. 35th Design Automation Conf. (DAC 98), ACM Press, San Francisco, CA, 1998. Google Scholar
Digital Library
- Yin-Tsung Hwang; Sung-Chun Lin, "Automatic protocol translation and template based interface synthesis for IP reuse in SoC", The 2004 IEEE Asia-Pacific Conference on Circuits and Systems, 2004. Proceedings. pages 565--568Google Scholar
- L. Benini, G. De Micheli, "Networks on Chips: A New Soc Paradigm", IEEE Computer, vol.35, January 2002 pages 70--78 Google Scholar
Digital Library
Index Terms
Interface synthesis for heterogeneous multi-core systems from transaction level models
Recommendations
Interface synthesis for heterogeneous multi-core systems from transaction level models
Proceedings of the 2007 LCTES conferenceThis paper presents a tool for automatic synthesis of RTL interfaces for heterogeneous MPSoC from transaction level models (TLMs). The tool captures the communication parameters in the platform and generates interface modules called universal bridges ...
Efficient System-Level Hardware Synthesis of Dataflow Programs Using Shared Memory Based FIFO
The purpose of this paper is to raise the level of abstraction in the design of embedded systems to the system-level. A novel design flow was proposed that enables an efficient hardware implementation of video processing applications described using a ...
Automatic IP Interface Synthesis Supporting Multi-layer Communication Protocols in SoC Designs
IAS '09: Proceedings of the 2009 Fifth International Conference on Information Assurance and Security - Volume 01We present an automatic interface synthesis system to expedite the IP (silicon intellectual property) integration process in SoC designs. The concept of multi-layer communication protocols is incorporated into the synthesis process so that interface ...







Comments