ABSTRACT
This paper addresses the problem of long design cycle of MPSoCs communication SW with automatic synthesis. The tool we propose takes as input a transaction level model (TLM) of MPSoC communication and outputs pin and cycle-accurate (PCA) bus drivers that can be linked to the synthesizable PCA model (PCAM).
The TL communication is simple since TLM channels abstract away protocol details. PCAM communication, in turn, includes explicit definitions for each signal and pin. However, in most cases the TLMs are not suitable for implementation since they do not reflect the MPSoC platform. Usually the designers simulate (fast) TLMs, then manually implement PCA communication.
Our communication SW synthesis transforms TL send and receive functions into platform specific PCAM bus drivers which can be automatically downloaded to the FPGA board. The presented results demonstrate the significant productivity gain achieved with our tool, with no great cost to either code size or system performance.
- OSCI. http://www.systemc.org/.Google Scholar
- Thorsten Grötker, Stan Liao, Grant Martin, and Stuart Swan, System Design with SystemC. Kluwer Academic Publishers, 2002. Google Scholar
Digital Library
- Daniel D. Gajski, Jianwen Zhu, Rainer Dömer, Andreas Gerstlauer, and Shuqing Zhao, SpecC: Specification Language and Design Methodology. Kluwer Academic Publishers, 2000.Google Scholar
Cross Ref
- Andreas Gerstlauer, Rainer Dömer, Junyu Peng, and Daniel D. Gajski, System Design: A Practical Guide with SpecC. Kluwer Academic Publishers, 2001. Google Scholar
Digital Library
- Accellera. SystemVerilog 3.0, In http://www.accellera.org.Google Scholar
Index Terms
Automatic generation of embedded communication SW for heterogeneous MPSoC platforms
Recommendations
Automatic generation of embedded communication SW for heterogeneous MPSoC platforms
Proceedings of the 2007 LCTES conferenceThis paper addresses the problem of long design cycle of MPSoCs communication SW with automatic synthesis. The tool we propose takes as input a transaction level model (TLM) of MPSoC communication and outputs pin and cycle-accurate (PCA) bus drivers ...
Design of AXI bus based MPSoC on FPGA
ASID'09: Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communicationWhile the computational core is becoming faster and faster, the communication efficiency between the processors has become a bottleneck which limits the performance of multiprocessor system-on-chip (MPSoC). This paper focuses on design and ...
Hybrid Communication Reconfigurable Network on Chip for MPSoC
AINA '10: Proceedings of the 2010 24th IEEE International Conference on Advanced Information Networking and ApplicationsShrinking transistor sizes and recent trends toward many-core chips have heightened the need for an efficient on-chip communication network to integrate various cores. However, buses and point-to-point interconnection will not result in scalability, ...







Comments