skip to main content
10.1145/1254766.1254795acmconferencesArticle/Chapter ViewAbstractPublication PagescpsweekConference Proceedingsconference-collections
Article

Generalizing parametric timing analysis

Published:13 June 2007Publication History

ABSTRACT

In the design of real-time and embedded systems, it is important to establish a bound on the worst-case execution time (WCET) of programs to assure via schedulability analysis that deadlines are not missed. Static WCET analysis is performed by a timing analysis tool. This paper describes novel improvements to such a tool, allowing parametric timing analysis to be performed. Parametric timing analyzers receive an upper bound on the number of loop iterations in terms of an expression which is used to create a parametric formula. This parametric formula is later evaluated to determine the WCET based on input values only known at runtime. Effecting a transformation from a numeric to a parametric timing analyzer requires two innovations: 1) a summation solver capable of summation non-constant expressions and 2) a polynomial data structure which can replace integers as the basis for all calculations. Both additions permit other methods of analysis (e.g. caching, pipeline, constraint) to occur simultaneously. Combining these techniques allows our tool to statically bound the WCET for a larger class of benchmarks.

References

  1. Aydin, H., Melhem, R., Mosse, D., and Mejia-Alvarez, P., "Power-Aware Scheduling for Periodic Real-Time Tasks," IEEE Transactions on Computers, 53, 5 (May 2004), pp. 584--600. Google ScholarGoogle ScholarDigital LibraryDigital Library
  2. Benitez, M.E., and Davidson, J.W., "A Portable Global Optimizer and Linker," Proceedings of the SIGPLAN '88 Symposium on Programming Language Design and Implementation, June 1988, pp. 77 -- 98. Google ScholarGoogle ScholarDigital LibraryDigital Library
  3. Healy, C., and Whalley, D., "Automatic Detection and Exploitation of Branch Constraints for Timing Analysis," IEEE Transactions on Software Engineering, August 2002, pp. 763 -- 781. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Healy, C., Automatic Utilization of Constraints for Timing Analysis, Ph.D. Thesis, Florida State University, 1999. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Ko, L., Al-Yaqoubi, N., Healy, C., Ratliff, E., Arnold, R., Whalley, D., and Harmon, M., "Timing Constraint Specification and Analysis," Software Practice and Experience, January 1999, pp. 77 -- 98. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Mohan, S., Mueller, F., Hawkins, W., Root, M., Healy, C., and Whalley, D., "ParaScale: Exploiting Parametric Timing Analysis for Real-Time Schedulers and Dynamic Voltage Scaling," Proceedings of the IEEE Real-Time Systems Symposium, December 2005, pp. 233 -- 242. Google ScholarGoogle ScholarDigital LibraryDigital Library
  7. Pillai, P., and Shin, K., "Real-Time Dynamic Voltage Scaling for Low-Power Embedded Operating Systems," Proceedings of the 18 th ACM symposium on Operating Systems Principles, 2001, pp. 89 -- 102. Google ScholarGoogle ScholarDigital LibraryDigital Library
  8. Sakellariou, R., Symbolic Evaluation of Sums for Parallelising Compilers, Wissenchaft & Technik Verlag, Proceedings of the 15 th IMACS World Congress on Scientific Computation, Modeling and Applied Mathematics, 1997.Google ScholarGoogle Scholar
  9. Vivancos, E., Healy, C., Mueller F., and Whalley, D., "Parametric Timing Analysis," Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers and Tools for Embedded Systems, June 2001, pp. 88 -- 93. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Zinner, C., and Kubinger, W., "ROS-DMA: a DMA Double Buffering Method for Embedded Image Processing with Resource Optimized Slicing," Proceedings of the 12 th IEEE Real-Time and Embedded Technology and Applications Symposium, April 2006, pp. 361 -- 372. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Generalizing parametric timing analysis

      Recommendations

      Comments

      Login options

      Check if you have access through your login credentials or your institution to get full access on this article.

      Sign in
      • Published in

        cover image ACM Conferences
        LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems
        June 2007
        258 pages
        ISBN:9781595936325
        DOI:10.1145/1254766
        • cover image ACM SIGPLAN Notices
          ACM SIGPLAN Notices  Volume 42, Issue 7
          Proceedings of the 2007 LCTES conference
          July 2007
          241 pages
          ISSN:0362-1340
          EISSN:1558-1160
          DOI:10.1145/1273444
          Issue’s Table of Contents

        Copyright © 2007 ACM

        Publisher

        Association for Computing Machinery

        New York, NY, United States

        Publication History

        • Published: 13 June 2007

        Permissions

        Request permissions about this article.

        Request Permissions

        Check for updates

        Qualifiers

        • Article

        Acceptance Rates

        Overall Acceptance Rate116of438submissions,26%

      PDF Format

      View or Download as a PDF file.

      PDF

      eReader

      View online with eReader.

      eReader
      About Cookies On This Site

      We use cookies to ensure that we give you the best experience on our website.

      Learn more

      Got it!