Abstract
Reducing energy consumption of a Network-on-Chip (NoC) is a critical design goal, especially for power-constrained embedded systems.In response, prior research has proposed several circuit/architectural level mechanisms to reduce NoC power consumption. This paper considers the problem from a different perspective and demonstrates that compiler analysis can be very helpful for enhancing the effectiveness of a hardware-based link power management mechanism by increasing the duration of communication links' idle periods. The proposed profile-based approach achieves its goal by maximizing the communication link reuse through compiler-directed, static message re-routing. That is, it clusters the required data communications into a small set of communication links at any given time, which increases the idle periods for the remaining communication links in the network. This helps hardware shut down more communication links and their corresponding buffers to reduce leakage power. The current experimental evaluation, with twelve data-intensive embedded applications, shows that the proposed profile-driven compiler approach reduces leakage energy by more than 35% (on average) as compared to a pure hardware-based link power management scheme.
- G. Ascia, V. Catania, and M. Palesi. Multi-objective mapping for mesh-based NoC architectures. In Proc. International Conference on Hardware/Software Codesign and System Synthesis, Sept. 2004. Google Scholar
Digital Library
- L. Benini and G. D. Micheli. Powering networks on chips: energy-efficient and reliable interconnect design for SoCs. In Proc. the 14th Int. Symp. on Systems Synthesis, 2001. Google Scholar
Digital Library
- G. Chen, F. Li, and M. Kandemir. Compiler-directed channel allocation for saving power in on-chip networks. In Proc. 33rd Annual Symposium on Principles of Programming Languages, 2006. Google Scholar
Digital Library
- G. Chen, F. Li, M. Kandemir, and M. J. Irwin. Reducing noc energy consumption through compiler-directed channel voltage scaling. In Proc. the 2006 ACM SIGPLAN conference on Programming Language Design and Implementation, pages 193--203, New York, NY, USA, 2006. ACM Press. Google Scholar
Digital Library
- X. Chen and L.-S. Peh. Leakage power modeling and optimization in interconnection networks. In Proc. the Int. Symp. on Low Power and Electronics Design, Aug. 2003. Google Scholar
Digital Library
- W. J. Dally and C. L. Seitz. Deadlock-free message routing in multiprocessor interconnection networks. IEEE Trans. Comput., 36(5):547--553, 1987. Google Scholar
Digital Library
- W. J. Dally and B. Towles. Route packets, not wires: on-chip interconnection networks. In Proc. the 38th Conf. on Design Automation, 2001. Google Scholar
Digital Library
- J. Duato. A new theory of deadlock-free adaptive routing in wormhole networks. IEEE Trans. Parallel and Distributed Systems, 4(12):1320--1331, 1993. Google Scholar
Digital Library
- J. B. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks. Morgan Kaufmann Publishers, 2002. Google Scholar
Digital Library
- N. Eisley and L.-S. Peh. High-level power analysis of on-chip networks. In Proc. the 7th Int. Conf. on Compilers, Architectures and Synthesis for Embedded Systems, Sept. 2004. Google Scholar
Digital Library
- PSM. et al. Simics: A full system simulation platform. Computer, 35(2):50--58, 2002. Google Scholar
Digital Library
- A. Hansson, K. Goossens, and A. Rpdulescu. A unified approach to constrained mapping and routing on network-on-chip architectures. In Proc. International Conference on Hardware/Software Co-Design and System Synthesis, 2005. Google Scholar
Digital Library
- J. Hu and R. Marculescu. Energy- and performance-aware mapping for regular NoC architectures. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 24(4), Apr. 2005. Google Scholar
Digital Library
- A. Jalabert, S. Murali, L. Benini, and G.D. Michieli. XpipesCompiler: A tool for instantiating application specific Networks-on-Chip. In Proc. the Conf. on Design, Automation and Test in Europe, 2004. Google Scholar
Digital Library
- E.J. Kim, K.H. Yum, G. Link, N. Vijaykrishnan, M. Kandemir, M.J. Irwin, M. Yousif, and CR. Das. Energy optimization techniques in cluster interconnects. In Proc. the Int. Symp. on Low Power Electronics and Design, Aug. 2003. Google Scholar
Digital Library
- http://cares.icsl.ucla.edu/MediaBench/.Google Scholar
- http://www.eecs.umich.edu/mibench/.Google Scholar
- S.S. Mukherjee, P. Bannon, S. Lang, A. Spink, and D. Webb. The alpha 21364 network architecture. IEEE Micro, 22(1), Jan. 2002. Google Scholar
Digital Library
- R. Nagarajan, D. Burger, K.S. McKinley, C. Lin, S.W. Keckler, and S.K. Kushwaha. Static placement, dynamic issue (SPDI) scheduling for EDGE architectures. In Proc. International Conference on Parallel Architectures and Compilation Techniques, Oct. 2004. Google Scholar
Digital Library
- U. Ogras, J. Hu, and R. Marculescu. Key research problem in NoC design: A holistic perspective. In Proc. International Conference on Hardware/Software Co-Design and System Synthesis, 2005. Google Scholar
Digital Library
- C.S. Patel. Power constrained design of multiprocessor interconnection networks. In Proc. the Int. Conf. on Computer Design, Washington, DC, USA, 1997. Google Scholar
Digital Library
- V. Raghunathan, M.B. Srivastava, and R.K. Gupta. A survey of techniques for energy efficient on-chip communication. In Proc. the 40th Design Automation Conference, 2003. Google Scholar
Digital Library
- L. Shang, L.-S. Peh, and N.K. Jha. Dynamic voltage scaling with links for power optimization of interconnection networks. In Proc. International Symposium on High-Performance Computer Architecture, Feb. 2003. Google Scholar
Digital Library
- D. Shin and J. Kim. Power-aware communication optimization for networks-on-chips with voltage scalable links. In Proc. Intl. Conf. on Hardware/Software Codesign and System Synthesis, 2004. Google Scholar
Digital Library
- T. Simunic and S. Boyd. Managing power consumption in networks on chip. In Proc. the Conf. on Design, Automation and Test in Europe, 2002. Google Scholar
Digital Library
- V. Soteriou and L.-S. Peh. Dynamic power management for power optimization of interconnection networks using on/off links. In Proc. Symposium on High Performance Interconnects, 2003.Google Scholar
Cross Ref
- V. Soteriou and L.-S. Peh. Design space exploration of power-aware on/off interconnection networks. In Proc. the 22nd Int. Conf. on Computer Design, Oct. 2004. Google Scholar
Digital Library
- M.B. Taylor and et al. The RAW microprocessor: A computational fabric for software circuits and general purpose programs. IEEE Micro, 22(2), 2002. Google Scholar
Digital Library
- http://www-unix.mcs.anl.gov/mpi/.Google Scholar
- http://www.ece.northwestern.edu/cpdc/Paradigm/Paradigm.html.Google Scholar
- H.-S. Wang, X. Zhu, L.-S. Peh, and S. Malik. Orion: A power-performance simulator for interconnection networks. In Proc. the 35th Int. Symp. on Microarchitecture, Nov. 2002. Google Scholar
Digital Library
- F. Worm, P. Ienne, P. Thiran, and G.D. Micheli. An adaptive low power transmission scheme for on-chip networks. In Proc. International System Synthesis Symposium, 2002. Google Scholar
Digital Library
- N.D. Zervas, K. Masselos, and C. Goutis. Code transformations for embedded multimedia applications: impact on power and performance. In Proc. ISCA Power-Driven Microarchitecture Workshop, 1998.Google Scholar
Index Terms
Profile-driven energy reduction in network-on-chips
Recommendations
Profile-driven energy reduction in network-on-chips
PLDI '07: Proceedings of the 28th ACM SIGPLAN Conference on Programming Language Design and ImplementationReducing energy consumption of a Network-on-Chip (NoC) is a critical design goal, especially for power-constrained embedded systems.In response, prior research has proposed several circuit/architectural level mechanisms to reduce NoC power consumption. ...
Reducing NoC energy consumption through compiler-directed channel voltage scaling
Proceedings of the 2006 PLDI ConferenceWhile scalable NoC (Network-on-Chip) based communication architectures have clear advantages over long point-to-point communication channels, their power consumption can be very high. In contrast to most of the existing hardware-based efforts on NoC ...
Microprocessor pipeline energy analysis
ISLPED '03: Proceedings of the 2003 international symposium on Low power electronics and designThe increase in high-performance microprocessor power consumption is due in part to the large power overhead of wide-issue, highly speculative cores. Microarchitectural speculation, such as branch prediction, increases instruction throughput but carries ...







Comments