Abstract
As memory speeds and bus capacitances continue to rise, external memory bus power will make up an increasing portion of the total system power budget for system-on-a-chip embedded systems. Both hardware and software approaches can be explored to balance the power/performance tradeoff associated with the external memory.
In this paper we present a hardware-based, programmable external memory page remapping mechanism which can significantly improve performance and decrease the power budget due to external memory bus accesses. Our approach was developed by studying common data access patterns present in embedded multimedia applications. In the paper, we evaluate a mechanism that can perform page remapping of external memory. We also develop an efficient algorithm to map application data and instruction memory into external memory pages. We employ graph-coloring techniques to guide the page mapping procedure. The objective is to avoid page misses by remapping conflicting pages to different memory banks (i.e., by assigning them different colors). Our algorithm can significantly reduce the memory page miss rate by 70-80% on average. For a 4-bank SDRAM memory system, we reduced external memory access time by 12.6%. The proposed algorithm can reduce power consumption in majority of the benchmarks, averaged by 13.2% of power reduction. Combining the effects of both power and delay, our algorithm can benefit significantly to the total energy cost.
- Analog Devices Inc., Norwood, MA. SDRAM Selection Guidelines and Configuration for ADI Processors, May 2004.Google Scholar
- P. Bose, D. H. Albonesi, and D. Marculescu. Guest editors' introduction: Power and complexity aware design. IEEE Micro, 23(5):8--11, Sep/Oct 2003. Google Scholar
Digital Library
- M. Brown, R. M. Jenevein, and N. Ullah. Memory access pattern analysis. In WWC '98: Proceedings of the Workload Characterization: Methodology and Case Studies, page 105, Washington, DC, USA, 1998. IEEE Computer Society. Google Scholar
Digital Library
- S. Byna, X.-H. Sun, W. Gropp, and R. Thakur. Predicting memory access cost based on data-access patterns. In CLUSTER '04: Proceedings of the 2004 IEEE International Conference on Cluster Computing, pages 327--336, Washington, DC, USA, 2004. IEEE Computer Society. Google Scholar
Digital Library
- F. Catthoor, E. D. Greef, and S. Suytack. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design. Kluwer Academic Publishers, 1998. Google Scholar
Digital Library
- V. De La Luz, I. Kadayif, M. Kandemir, and U. Sezer. Access pattern restructuring for memory energy. volume 15, pages 289--303, Piscataway, NJ, USA, 2004. IEEE Press. Google Scholar
Digital Library
- A. H. Hashemi, D. R. Kaeli, and B. Calder. Efficient procedure mapping using cache line coloring. In SIGPLAN Conference on Programming Language Design and Implementation, volume 32, pages 171--182, New York, NY, USA, 1997. ACM Press. Google Scholar
Digital Library
- M. Kandemir, J. Ramanujam, and A. Choudhary. Improving cache locality by a combination of loop and data transformations. volume 48, pages 159--167, Washington, DC, USA, 1999. IEEE Computer Society. Google Scholar
Digital Library
- A. Lebeck, X. Fan, H. Zeng, and C. Ellis. Power aware page allocation. In Architectural Support for Programming Languages and Operating Systems (ASPLOSIX), pages 105--116, Nov. 2000. Google Scholar
Digital Library
- J. Lee, C. Park, and S. Ha. Memory access pattern analysis and stream cache design for multimedia applications. In ASPDAC: Proceedings of the 2003 conference on Asia South Pacific design automation, pages 22--27, New York, NY, USA, 2003. ACM Press. Google Scholar
Digital Library
- K. S. McKinley, S. Carr, and C. Tseng. Improving data locality with loop transformations. volume 18, pages 424--453. ACM Press, July 1996. Google Scholar
Digital Library
- K. Ning and D. Kaeli. Power aware external bus arbitration for system-on-a-chip embedded systems. In Proceedings of International Conference on High Performance Embedded Architectures and Compilers (HiPEAC05), 2005. Google Scholar
Digital Library
- K. Pettis and R. C. Hansen. Profile guided code positioning. In PLDI '90: Proceedings of the ACM SIGPLAN 1990 conference on Programming language design and implementation, pages 16--27, New York, NY, USA, 1990. ACM Press. Google Scholar
Digital Library
- V. Phalke and B. Gopinath. Program modelling via inter-reference gaps and applications. In MASCOTS '95: Proceedings of the 3rd International Workshop on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, pages 212--216, Washington, DC, USA, 1995. IEEE Computer Society. Google Scholar
Digital Library
- S. Rubin, R. Bodik, and T. Chilimbi. An efficient profile-analysis framework for data-layout optimizations. In Proceedings of Principles of Programming Languages (POPL02), pages 140--153, 2002. Google Scholar
Digital Library
Index Terms
External memory page remapping for embedded multimedia systems
Recommendations
External memory page remapping for embedded multimedia systems
LCTES '07: Proceedings of the 2007 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systemsAs memory speeds and bus capacitances continue to rise, external memory bus power will make up an increasing portion of the total system power budget for system-on-a-chip embedded systems. Both hardware and software approaches can be explored to balance ...
A compiler assisted wear leveling for morphable PCM in embedded systems
Phase change memory (PCM) is considered as a promising alternative of DRAM-based main memory in embedded systems. A PCM cell can be dynamically programmed to be in either multiple-level cell(MLC) mode or single-level cell(SLC) mode. With this morphable ...
Energy-aware flash memory management in virtual memory system
The traditional virtual memory system is designed for decades assuming a magnetic disk as the secondary storage. Recently, flash memory becomes a popular storage alternative for many portable devices with the continuing improvements on its capacity, ...







Comments