Abstract
In this work, we describe a control theoretic approach to dynamic voltage/frequency scaling (DVFS) in a pipelined MPSoC architecture with soft real-time constraints, aimed at minimizing energy consumption with throughput guarantees. Theoretical analysis and experiments carried out on a cycle-accurate, energy-aware, and multiprocessor simulation platform are provided. We give a dynamic model of the system behavior which allows to synthesize linear and nonlinear feedback control schemes for the run-time adjustment of the core frequencies. We study the characteristics of the proposed techniques in both transient and steady-state conditions. Finally, we compare the proposed feedback approaches and local DVFS policies from an energy consumption viewpoint.
- Andrei, A., Schmitz, M., Eles, P., Peng, Z., and Al-Hashimi, B. 2004a. Overhead-conscious voltage selection for dynamic and leakage energy reduction of time-constrained systems. In Proc. of Design Automation and Test Conference (DATE). 518--523. Google Scholar
Digital Library
- Andrei, A., Schmitz, M., Eles, P., Peng, Z. and Al-Hashimi, B. 2004b. Simultaneous communication and processor voltage scaling for dynamic and leakage energy reduction in time-constrained systems. In Proc. of Int'l Conference on Computer Aided Design (ICCAD). 326--369. Google Scholar
Digital Library
- Bartolini, G., Ferrara, A., Levant, A., and Usai, E. 1999. On second order sliding mode controllers. Lecture Notes in Control and Information Sciences, 247. Springer-Verlag, New York. 329--350.Google Scholar
- Benini, L., Bogliolo, A., and De Micheli, G. 2000. A survey of design techniques for system-level dynamic power management. IEEE Trans. on VLSI Systems 8, 3 (June), 299--316. Google Scholar
Digital Library
- D. Zhu, R. M. and Childers, B. 2003. Scheduling with dynamic voltage/speed adjustment using slack reclamation in multi-processor real-time systems. IEEE Trans. on Parallel and Distributed Systems 14, 7 (July), 686--700. Google Scholar
Digital Library
- Flautner, K. and Mudge, T. 2002. Vertigo: Automatic performance-setting for linux. In Proc. of Symposium on Operating System Design and Implementation (OSDI). Google Scholar
Digital Library
- IEM. Arm intelligent energy manager, www.arm.com/products/cpus/cpu-arch-iem.html.Google Scholar
- Im, C., Kim, H., and Ha, S. 2001. Dynamic voltage scaling technique for low-power multimedia applications using buffers. In Proc of Int' Symposium on Low Power Electronics and Design (ISLPED). 34--39. Google Scholar
Digital Library
- IMX21. Freescale semiconductor, www.freescale.com/files/wireless_comm/doc/brochure/brim21.pdf.Google Scholar
- Kwon, W. and Kim, T. 2003. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. In Proc. of IEEE Design Automation Conference. 125--130. Google Scholar
Digital Library
- Levant, A. 1993. Sliding order and sliding accuracy in sliding mode control. Int. Journal of Control 58, 1247--1263.Google Scholar
Cross Ref
- Lu, Y., Benini, L., and De Micheli, G. 2002. Dynamic frequency scaling with buffer insertion for mixed workloads. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems 21, 11 (Nov.), 1284--1305. Google Scholar
Digital Library
- Lu, Z., Lach, J., and Stan, M. 2003. Reducing multimedia decode power using feedback control. In Proc. of Int'l Conference on Computer Design (ICCD). 489--496. Google Scholar
Digital Library
- Lu, Z., Hein, J., Humphrey, M., Stan, M., Lach, J., and Skadron, K. 2002. Control theoretic dynamic frequency and voltage scaling for multimedia workloads. In Proc of Int'l Conference on Compilers, Architectures and Synthesis for Embedded Systems (CASES). 156--163. Google Scholar
Digital Library
- MPARM. Mparm multiprocessor simulation environment, www-micrel.deis.unibo.it/sitonew/research/mparm.html.Google Scholar
- Pazos, N., Maxiaguine, A., Ienne, P., and Leblebici, Y. 2004. Parallel modelling paradigm in multimedia applications: Mapping and scheduling onto a multi-processor system-on-chip platform. In Proc. of Int'l Global Signal Processing Conference.Google Scholar
- Pillai, P. and Shin, K. 2001. Real-time dynamic voltage scaling for low-power embedded operating systems. In Proc. of the Eighteenth ACM Symposium on Operating Systems Principles. 89--102. Google Scholar
Digital Library
- Pouwelse, J., Langendoen, K., and Sips, H. 2001. Voltage scaling on a low-power microprocessor. In Proc. of Mobile Computing Conference.Google Scholar
- Qu, G. 2001. What is the limit of energy saving by dynamic voltage scaling? In Proc. of int'l Conference on Computer Aided Design (ICCAD). 560--563. Google Scholar
Digital Library
- Ruggiero, M., Acquaviva, A., Bertozzi, D., and Benini, L. 2005. Application-specific power-aware workload allocation for voltage scalable mpsoc platforms. In Proc of Int'l Conference on Computer Design (ICCD). 87--93. Google Scholar
Digital Library
- Van der Wolf, P., Lieverse, P., Goel, M., Hei, D. L., and Vissers, K. 1999. An mpeg-2 decoder case study as a driver for a system level design methodology. In Proc. of Int'l Workshop on Hardware/Software Codesign (CODES). Google Scholar
Digital Library
- Wu, Q., Juang, P., Martonosi, M., and Clark, D. W. 2004. Formal online methods for voltage/frequency control in multiple clock domain microprocessors. In Proc. of Int'l Conf. Architectural Support for Programming Languages and Operating Systems (ASPLOS). 248--259. Google Scholar
Digital Library
- Wu, Q., Juang, P., Martonosi, M., Peh, L. S., and Clark, D. W. 2005. Formal control techniques for power-performance management. IEEE Micro 25, 5 (Sept.-Oct.), 52--62. Google Scholar
Digital Library
Index Terms
A control theoretic approach to energy-efficient pipelined computation in MPSoCs
Recommendations
Energy-efficient multicore chip design through cross-layer approach
DATE '13: Proceedings of the Conference on Design, Automation and Test in EuropeTraditional multi-core designs, based on the Network-on-Chip (NoC) paradigm, suffer from high latency and power dissipation as the system size scales up due to the inherent multi-hop nature of communication. Introducing long-range, low power, and high-...
Multi-level energy/power-aware design methodology for MPSoC
AbstractMultiprocessor Systems-on-Chip (MPSoC) are becoming one of the most used solutions in order to meet the growing computation requirements of modern embedded applications. In such systems, power/energy consumption is a critical metric ...
Highlights- Multi-level design space exploration for Multiprocessor Systems-on-Chip (MPSoC).
A control theoretic approach to run-time energy optimization of pipelined processing in MPSoCs
DATE '06: Proceedings of the conference on Design, automation and test in Europe: ProceedingsIn this work we take a control-theoretic approach to feedback-based dynamic voltage scaling (DVS) in Multi Processor System on Chip (MPSoC) pipelined architectures. We present and discuss a novel feedback approach based on both linear and non-linear ...






Comments