Abstract
Estimating the energy consumption of software in multiprocessor systems-on-chip (MPSoCs) is crucial for enabling quick evaluations of both software and hardware optimizations. However, high-level estimations should be applicable at software level, possibly constructing effective power models depending on parameters that can be extracted directly from the application characteristics. We propose a methodology for accurate analysis of power consumption of message-passing primitives in a MPSoC, and, in particular, an energy model which, in spite of its simplicity, allows to model the traffic-dependent nature of energy consumption through the use of a single, abstract parameter, namely, the size of the message exchanged.
- Aarts, E. and Roovers, R. 2003. Ic design challenges for ambient intelligence. In Proceedings of the Design, Automation and Test in Europe Conference. 2--7. Google Scholar
Digital Library
- Ackland, B. et al. 2000. A single chip, 1.6 billion, 16-b mac/s multiprocessor dsp. IEEE Journal of Solid State Circuits 35, 3 (Mar.).Google Scholar
Cross Ref
- Acquaviva, A., Benini, L., and Riccò, B. 2003a. Energy characterization of embedded real-time operating systems. In Compilers and operating systems for low power. Kluwer Academic Publ., Norwell, MA. 53--73. Google Scholar
Digital Library
- Acquaviva, A., Lattanzi, E., Bogliolo, A., and Benini, L. 2003b. A simulation model for streaming applications over a power manageable wireless link. In Proceedings of the European Simulation and Modeling Conference. 39--45.Google Scholar
- ARM11 MPCore. Arm11 mpcore. http://www.arm.com/products/CPUs/ARM11MPCoreMultiprocessor.html.Google Scholar
- Benini, L. and Poncino, M. 2003. Ambient intelligence: A computational platform perspective. In Ambient Intelligence: Impact on Embedded System Design. Kluwer Academic Publishers, Norwell, MA. 31--50. Google Scholar
Digital Library
- Benini, L. et al. 2002. A framework for modeling and estimating the energy dissipation of vliw-based embedded systems. In Design Automation for Embedded Systems. Vol. 7. 183--203.Google Scholar
- Bona, A., Zaccaria, V., and Zafalon, R. 2004. System-level power modeling and simulation of high-end industrial network-on-chip. In Proceedings of DATE'04: Design Automation and Test in Europe. 318--323. Google Scholar
Digital Library
- Brooks, D. et al. 2000. Power-aware micro-architecture: Design and modeling challenges for next-generation microprocessors. IEEE Micro 20, 6 (Nov.--Dec.), 24--44. Google Scholar
Digital Library
- Chinosi, M., Zafalon, R., and Guardiani, C. 1998. Automatic characterization and modeling of power consumption in static rams. In Proceedings of ISLPED'98. 112--114. Google Scholar
Digital Library
- Cumming, P. 2003. The TI OMAP Platform Approach to SoC. Kluwer Academic Publishers, Norwell, MA.Google Scholar
- Dick, R. and Jha, N. 1998. Mogac: a multi-objective genetic algorithm for hardware-software co-synthesis of distributed embedded systems. IEEE Transactions on CAD 17, 10 (Oct.), 920--935. Google Scholar
Digital Library
- Dick, R., Lakshminarayana, G., Raghunathan, A., and Jha, N. 2003. Analysis of power dissipation in embedded systems using real-time operating systems. IEEE Transactions on CAD 22, 5 (May), 615--627. Google Scholar
Digital Library
- Givargis, T., Vahid., F., and Henkel, J. 2002. Instruction-based system-level power evaluation of system-on-a-chip peripheral cores. IEEE Transactions on VLSI Systems 10, 6 (Dec.), 856--863. Google Scholar
Digital Library
- Grammatikakis, M., Coppola, and M., Sensini, F. 2003. Software for multiprocessor networks-on-chip. In Networks on Chip. Kluwer Academic Publishers, Norwell, MA. 281--303. Google Scholar
Digital Library
- Gurumurthi, S. et al. 2002. Using complete machine simulation for software power estimation: the softwatt approach. In Proceedings of the International Symposium on High-Performance Computer Architecture. 141--150. Google Scholar
Digital Library
- Henkel, J. and Yanbing Li. 2002. Avalanche: an environment for design space exploration and optimization of low-power embedded systems. IEEE Transactions on VLSI Systems 10, 4 (Aug.), 454--468. Google Scholar
Digital Library
- Lahiri, K., Raghunathan, A., and Dey, S. 2001. System-level performance analysis for designing on-chip communication architectures. IEEE Transactions on CAD 20, 6 (June), 768--783. Google Scholar
Digital Library
- Lajolo, M., Raghunathan, A., Dey, S., and Lavagno, L. 2002. Cosimulation-based power estimation for system-on-chip design. IEEE Transactions on VLSI Systems 10, 3 (June), 253--266. Google Scholar
Digital Library
- Loghi, M., Angiolini, F., Bertozzi, D., Benini, L., and Zafalon, R. 2004. Analyzing on-chip communication in a mpsoc environment. In Proceedings of DATE'04. 752--757. Google Scholar
Digital Library
- Macii, E. and Poncino, M. 2004. Power macro-models for high-level power estimation. In Low Power Electronics Design. CRC Press, Boca Raton, FL.Google Scholar
- Muresan, R. and Gebotys, C. 2002. Current dynamics-based macro-model for power simulation in a complex vliw dsp processor. In Proceedings of IEE Computers and Digital Techniques. Vol. 149. 173--187.Google Scholar
- Philips Semiconductor. Philips nexperia platform. http://www.semiconductors.philips.com/products/nexperia/home.Google Scholar
- Richardson, S. 2002. Mpoc: A chip multiprocessor for embedded systems. HP Technical Report, HPL-2002-186.Google Scholar
- Richter, K., Jersak, M., and Ernst, R. 2003. A formal approach to mpsoc performance verification. IEEE Computer 36, 4 (Apr.), 60--67. Google Scholar
Digital Library
- RTEMS Home Page. Rtems home page. http://www.rtems.com.Google Scholar
- SiliconHive. Siliconhive. http://www.silicon-hive.com.Google Scholar
- Simunic, T., Benini, L., and Micheli, G. D. 2001. Energy-efficient design of battery-powered embedded systems. IEEE Transactions on Very Large-Scale Integration Systems 9, 1 (Feb.), 15--28. Google Scholar
Digital Library
- Software ARM. Software arm. http://www.g141.com/projects/swarm.Google Scholar
- Tan, T., Raghunathan, A., and Jha, N. 2002. Embedded operating system energy analysis and macro-modeling. In Proceedings of the International Conference on Computer Design. 515--222. Google Scholar
Digital Library
- Tiwari, V., Malik, S., and Wolfe, A. 1994. Power analysis of embedded software: a first step towards software power minimization. IEEE Transactions on VLSI Systems 2, 4 (Dec.), 437--445. Google Scholar
Digital Library
- Tsuei, T.-F. and Vernon, M. K. 1992. A multiprocessor bus design model validated by system measurement. IEEE Transactions on Parallel and Distributed Systems 3, 6 (Nov.), 712--727. Google Scholar
Digital Library
- Vijaykrishnan, N. et al. 2003. Evaluating integrated hardware-software optimizations using a unified energy estimation framework. IEEE Transactions on Computers 52, 1 (Jan.), 59--76. Google Scholar
Digital Library
- Ziegenbein, D., Richter, K., Ernst, R., Thiele, L., and Teich, J. 2002. Spi---a system model for heterogeneously specified embedded systems. IEEE Transactions on VLSI Systems 10, 4 (Aug.), 379--389. Google Scholar
Digital Library
Index Terms
Power macromodeling of MPSoC message passing primitives
Recommendations
Cycle-accurate power analysis for multiprocessor systems-on-a-chip
GLSVLSI '04: Proceedings of the 14th ACM Great Lakes symposium on VLSIDeveloping energy-aware software for multiprocessor systems-on-chip (MPSoCs) is a difficult task, which requires the knowledge of the distribution of the power consumption among several heterogeneous devices (cores, memories, busses, etc.). In this work ...
On the energy efficiency of synchronization primitives for shared-memory single-chip multiprocessors
GLSVLSI '07: Proceedings of the 17th ACM Great Lakes symposium on VLSIApplications running on Multiprocessor Systems-on-Chips (MP-SoCs) exhibit complex interaction patterns, resulting in significant amounts of time spent while synchronizing for mutually exclusive access to shared resources. Such an overhead is expected to ...
A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip
ISVLSI '09: Proceedings of the 2009 IEEE Computer Society Annual Symposium on VLSINetworks-on-chip (NoCs) can improve the communication bandwidth and power efficiency of multiprocessor systems-on-chip (MPSoC). However, traditional metallic interconnects consume significant amount of power to deliver even higher communication ...






Comments