Abstract
Considering current time-to-market pressures, IP reuse is mandatory for the design of complex embedded systems-on-chip (SoC). The integration of IP components into a given design is the most complex task in the whole reuse process. This paper describes the IP integration approach implemented in the ROSES design environment, which presents a unique combination of features that enhance IP reuse: automatic assembly of interfaces between heterogeneous software and hardware IP components; easy adaptation to different on-chip communication structures and bus and core standards; generation of customized and minimal OSs for programmable components; and an architecture-independent high-level API embedded into SystemC that makes application software independent from system implementation. Application code is written by using communication functions available in this API. ROSES automatically assembles wrappers that implement these functions, such that the application code does not need to be modified in order to run in the final synthesized system.
- ARM AMBA. 2005. http://www.arm.com/armwww.nsf/html/AMBA/Google Scholar
- Barna, C. and Rosenstiel, W. 1999. Object-oriented reuse methodology for VHDL. In Proceedings of Design, Automation and Test in Europe. 689--695. Google Scholar
Digital Library
- Benini, L., Bogliolo, A., and De Micheli, G. 1998. Dynamic power management of electronic systems. In Proceedings of the International Conference on Computer-Aided Design. 696-- 702. Google Scholar
Digital Library
- Bergamaschi, R. and Lee, W. 2000. Designing systems-on-chip using cores. In Proceedings of the Design Automation Conference. 420--425. Google Scholar
Digital Library
- Birnbaum, M. and Sachs, H. 1999. How VSIA answers the SoC dilemma. IEEE Computer 32, 42--50. Google Scholar
Digital Library
- Böke, C. 2000. Combining two customization approaches: Extending the customization tool TEReCS for software synthesis of real-time execution platforms. In Proceedings of the Workshop on Architectures of Embedded Systems.Google Scholar
- Brunel, J., Kruijtzer, W. M., Kenter, H. J. H. N., Pétrot, F., Pasquier, L., de Kock, E. A., and Smits, W. J. M. 2000. COSY communication IPs. In Proceedings of the Design Automation Conference. 406--409. Google Scholar
Digital Library
- Cesario, W., Baghdadi, A., Gauthier, L., Lyonnard, D., Nicolescu, G., Paviot, Y., Yoo, S., Jerraya, A. A., and Diaz-nava, M. 2002. Component-based design approach for multicore SoCs. In Proceedings of the Design Automation Conference. 789--794. Google Scholar
Digital Library
- Chou, P., Ortega, R., Hines, K., Partridge, K., and Borriello, G. 1999. IPChinook: An integrated IP-based design framework for distributed embedded systems. In Proceedings of the Design Automation Conference. 44--49. Google Scholar
Digital Library
- CoWare, Inc. 2005. http://www.coware.comGoogle Scholar
- De Micheli, G. and Benini, L. 2002. Networks-on-chip: A new paradigm for systems-on-chip design. In Proceedings of Design, Automation and Test in Europe. 418--419. Google Scholar
Digital Library
- Diaz-Nava, M. and Okvist, G. 2002. The Zipper prototype: A complete and flexible VDSL multicarrier solution. IEEE Communications Magazine 40, 92--105. Google Scholar
Digital Library
- Gauthier, L., Yoo, S., and Jerraya, A. A. 2001. Automatic generation and targeting of application specific operating systems and embedded systems software. IEEE Transactions on CAD of Integrated Circuits 20, 1293--1301. Google Scholar
Digital Library
- IBM CoreConnect Bus Architecture. 2005. http://www3.ibm.com/chips/products/coreconnect/index.htmlGoogle Scholar
- Keutzer, K., Malik, S., Richard Newton, A., Rabaey, J., and Sangiovanni-Vincentelli, A. 2000. System-level design: Orthogonalization of concerns and platform-based design. IEEE Transactions on CAD of Integrated Circuits 19, 1523--1543. Google Scholar
Digital Library
- Lyonnard, D., Yoo, S., Baghdadi, A., and Jerraya, A. A. 2001. Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip. In Proceedings of the Design Automation Conference. 518--523. Google Scholar
Digital Library
- Mentor Graphics. 2005. http://www.mentor.comGoogle Scholar
- Open Core Protocol. 2005. http://www.ocpip.orgGoogle Scholar
- Passerone, R., Rowson, J., and Sangiovanni-Vincentelli, A. 1998. Automatic synthesis of interfaces between incompatible protocols. In Proceedings of the Design Automation Conference. 8--13. Google Scholar
Digital Library
- Rammig, F. 2000. Web-based system design with components off the shelf. In Proceedings of the Forum on Design Languages.Google Scholar
- Rowson, J. and Sangiovanni-Vincentelli, A. 1997. Interface-based design. In Proceedings of the Design Automation Conference. 178--183. Google Scholar
Digital Library
- Schaumont, P., Cmar, R., Vernalde, S., Engels, M., and Bolsens, I. 1999. Hardware reuse at the behavioral level. In Proceedings of the Design Automation Conference. 784--789. Google Scholar
Digital Library
- Shandle, J. and Martin, G. 2002. Making embedded software reusable for SoCs. EEDesign.Google Scholar
- Smith, J. and de Micheli G. 1998. Automated composition of hardware components. In Proceedings of the Design Automation Conference. 14--19. Google Scholar
Digital Library
- Sonics SiliconBackplane MicroNetwork. 2005. http://www.sonicsinc.comGoogle Scholar
- SPIRIT consortium. 2005. http://www.spiritconsortium.comGoogle Scholar
- SystemC. 2005. http://www.systemc.orgGoogle Scholar
- Virtual Socket Interface Alliance. 2005. http://www.vsi.orgGoogle Scholar
- XML Specification, W3C Recommendation. 2005. available at: http://www.w3c.org/XML.Google Scholar
Index Terms
Hardware/software IP integration using the ROSES design environment
Recommendations
Rapid Implementation of Embedded Systems using Xilinx Zynq Platform
SEEDA-CECNSM '16: Proceedings of the SouthEast European Design Automation, Computer Engineering, Computer Networks and Social Media ConferenceIn any digital system design, it is crucial to achieve the lowest time-to-market possible. Indeed, that need has pushed large FPGA manufacturers to produce SoCs which will implement reprogrammable logic along with CPU and DSP cores. Especially, during ...
A Hardware and Software Cooperative Design of SoC IP
CCIE '10: Proceedings of the 2010 International Conference on Computing, Control and Industrial Engineering - Volume 01As an advanced component of embedded systems, SoC issues excellent performance in size, reliability and operating efficiency. Its application is popular. SoC is mainly composed of some computing cores and IP modules. Its design is concerned to ...
Hardware/Software Co-Design for IP Objects Based on CORBA
VIUF '99: Proceedings of the Fall VIUF WorkshopThe innovation in the domain of reuse is driven by both the development of Intellectual Property (IP) components and accompanying standards for mix and match of these components within highly specialized design flows. The archiving are retrieving of IP ...






Comments