Abstract
Space-based radar is a suite of applications that presents many unique system design challenges. In this paper, we investigate use of RapidIO, a new high-performance embedded systems interconnect, in addressing issues associated with the high network bandwidth requirements of real-time ground moving target indicator (GMTI), and synthetic aperture Radar (SAR) applications in satellite systems. Using validated simulation, we study several critical issues related to the RapidIO network and algorithms under study. The results show that RapidIO is a promising platform for space-based radar using emerging technology, providing network bandwidth to enable parallel computation previously unattainable in an embedded satellite system.
- Belcher, D. and Baker, C. 1996. High-resolution processing of hybrid strip-map/spotlight mode SAR. In IEE Proc. Radar, Sonar and Navigation 143, 6, 366--374.Google Scholar
Cross Ref
- Bouvier, D. 2003. RapidIO: the interconnect architecture for high performance embedded systems. White Paper.Google Scholar
- Brown, R. and Linderman, R. 1997. Algorithm development for an airborne real-time STAP demonstration. In IEEE National Radar Conference, Syracuse, NY (May). 331--336.Google Scholar
- Bueno, D., Leko, A., Conger, C., Troxel, I., and George, A. D. 2004a. Simulative analysis of the RapidIO embedded interconnect architecture for real-time, network-intensive applications. In Third IEEE Workshop on High-Speed Local Networks, Tampa, FL (Nov.). 710--717. Google Scholar
Digital Library
- Bueno, D., Conger, C., Leko, A., Troxel, I., and George, A. D. 2004b. Virtual prototyping and performance analysis of RapdIO-based system architectures for space-based radar. In Eighth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).Google Scholar
- Bueno, D., Conger, C., Leko, A., Troxel, I., and George, A. D. 2005. RapidIO-based space system architectures for synthetic aperture radar and ground moving target indicator. In Ninth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).Google Scholar
- Choudhary, A., Liao, W. K., Weiner, D., Varshney, P., Linderman, R., and Linderman, M. 1998a. Design, implementation, and evaluation of parallel pipelined STAP on parallel computers. Technical report, Northwestern University.Google Scholar
- Choudhary, A., Liao, W. K., Weiner, D., Varshney, P., Linderman, R., Linderman, M., and Brown, R. 1998a. Design, implementation, and evaluation of parallel pipelined STAP on parallel computers. In IEEE 12th International Parallel Processing Symposium, Orlando, FL (Mar--Apr.). 220--225. Google Scholar
Digital Library
- Clos, C. 1953. A study of non-blocking switching networks. In The Bell System Technical Journal 32, 2, 406--424.Google Scholar
Cross Ref
- Fuller, S. 2005. RapidIO---the embedded system interconnect. Wiley, New York. Google Scholar
Digital Library
- Gustavson, D. and Li, Q. 1996. The scalable coherent interface (SCI). In IEEE Communications 34, 8, 52--63. Google Scholar
Digital Library
- Hacker, T. L. 2000. Performance analysis of a space-based GMTI radar system using separated spacecraft interferometry. Master's thesis, Massachusetts Institute of Technology, Cambridge, MA.Google Scholar
- Kepner, J., Currie, T., Kim, H., Matthew, B., Mccabe, A., Moore, M., Rabinkin, D., Reuther, A., Rhoades, A., Tella, L., and Travinn, N. 2004. Deployment of SAR and GMTI signal processing on a Boeing 707 aircraft using pMatlab and a bladed Linux cluster. In Eighth Annual Workshop on High Performance Embedded Computing, Lexington, MA (Sept.).Google Scholar
- Lee, M. and Prasanna, V. K. 1997. High throughput-rate parallel algorithms for space time adaptive processing. In 2nd International Workshop on Embedded Systems and Applications, Geneva, Switzerland (Apr.).Google Scholar
- Leopard Logic 2002. Leopard Logic unveils RapidIO implementation platform based on its Hyperblox embedded FPGA cores. Press release.Google Scholar
- Linderman, M. and Linderman, R. 1997. Real-time STAP demonstration on an embedded high performance computer. In IEEE National Radar Conference, Syracuse, NY (May). 54--59.Google Scholar
- Miller, G., Payne, D., Phung, T., Siegel, H., and Williams, R. 1995. Parallel processing of spaceborne imaging radar data. In IEEE/ACM Supercomputing Conference, San Diego, CA (Dec.). 35--41. Google Scholar
Digital Library
- Motorola Semiconductor 2000. RapidIO: An embedded system component network architecture. White Paper.Google Scholar
- Nohara, T., Weber, P., Premji, A., and Livingstone, C. 2000. SAR-GMTI processing with Canada's Radarsat 2 satellite. In IEEE Adaptive Systems for Signal Processing, Communications, and Control Symposium, Lake Louise, Canada (Oct.). 376--384.Google Scholar
- Pfeister, G. F. 2001. An introduction to the InfiniBand architecture. In High Performance Mass Storage and Parallel I/O: Technologies and Applications, H. Jin, T. Cortes, and R. Buyya, Eds. IEEE/Wiley Press, New York. 617--632.Google Scholar
- Porter, J. 2003. RapidIO technical deep dive 2: parallel and serial PHY. Motorola Smart Networks Developer Forum 2003, Dallas, TX (Mar.).Google Scholar
- Praesum Communications 2001. RapidIO physical layer 8/16 LP-LVDS core product brief. Product brief.Google Scholar
- Rapidio Trade Association 2002a. RapidIO interconnect specification documentation overview. Specification.Google Scholar
- Rapidio Trade Association 2002b. RapidIO interconnect specification, part V: globally shared memory logical specification. Specification.Google Scholar
- Rapidio Trade Association 2002c. RapidIO interconnect specification, part VI: physical layer 1x/4x LP serial specification. Specification.Google Scholar
- Rapidio Trade Association 2002d. RapidIO interconnect specification, part VIII: error management extensions specification. Specification.Google Scholar
- Rapidio Trade Association 2002e. RapidIO hardware inter-operability platform (HIP) document. Specification.Google Scholar
- Rapidio Trade Association 2002f. RapidIO interconnect specification, parts I-IV. Specification.Google Scholar
- Rapidio Trade Association 2005a. RapidIO interconnect specification, part IX: flow control extensions specification. Specification.Google Scholar
- Rapidio Trade Association 2005b. RapidIO interconnect specification, part X: data streaming logical layer, phase I. Specification.Google Scholar
- Rapidio Trade Association 2005c. RapidIO interconnect specification, part XI: multicast extensions. Specification.Google Scholar
- Redswitch 2002. RS-1001 16-port, serial/parallel RapidIO switch and PCI bridge. Product brief.Google Scholar
- Schocht, G., Troxel, I., Farhangian, K., Unger, P., Zinn, D., Mick, C., George, A., and Salzwedel, H. 2003. System-level simulation modeling with MLDesigner. In 11th IEEE/ACM International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS), Orlando, FL (Oct.). 207--212.Google Scholar
- Shanmugen, K., Frost, V., and Larue, W. 1992. A block-oriented network simulator (BONeS). In Simulation 58, 2, 83--94.Google Scholar
Cross Ref
- Shippen, G. 2003. RapidIO technical deep dive I: architecture and protocol. Motorola Smart Networks Developer Forum 2003, Dallas, TX (Mar.).Google Scholar
- Skalabrin, M. and Einstein, T. 1996. STAP processing on multiprocessor systems: distribution of 3-D data sets and processor allocation for efficient interprocessor communication. In Adaptive Sensor Array Processing Workshop, Lexington, MA (Mar.)Google Scholar
- Tundra Semiconductor Corporation 2003a. Tsi500 parallel RapidIO multi-port switch. Feature sheet.Google Scholar
- Tundra Semiconductor Corporation 2003b. Tsi500 parallel RapidIO multi-port switch. User Manual.Google Scholar
- Xilinx 2003. LogiCORE RapidIO 8-bit port physical layer interface design guide. Design guide.Google Scholar
- Xilinx 2002a. Xilinx solutions for RapidIO. Product overview.Google Scholar
- Xilinx 2003b. Xilinx LogiCORE RapidIO logical (I/O) and transport layer interface, DS242 (v1.3). Product specification.Google Scholar
- Xilinx 2003c. Xilinx LogiCORE RapidIO 8-bit port physical layer interface, DS243 (v1.3). Product specification.Google Scholar
Index Terms
RapidIO for radar processing in advanced space systems
Recommendations
Optimizing rapidIO architectures for onboard processing
In this article, we study optimization of a RapidIO network and FPGA-based computation engines to address the taxing requirements of a set of real-time Ground-Moving Target Indicators (GMTI) and Synthetic Aperture Radar (SAR) kernels for Space-Based ...
Simulative Analysis of the RapidIO Embedded Interconnect Architecture for Real-Time, Network-Intensive Applications
LCN '04: Proceedings of the 29th Annual IEEE International Conference on Local Computer NetworksRapidIO is an emerging standard for switched interconnection of processors and boards in embedded systems. In this paper, we use discrete-event simulation to evaluate and prototype RapidIO-based systems with respect to their performance in an ...
Automatic aircraft landing using interferometric inverse synthetic aperture radar imaging
ICIP '95: Proceedings of the 1995 International Conference on Image Processing (Vol. 1)-Volume 1 - Volume 1This paper presents an interferometric processing of an aircraft's monostatic and bistatic inverse synthetic aperture radar signatures for automatic landing. The aircraft's squint angle in this ISAR imaging problem is near 90 degrees. We show that this ...






Comments