skip to main content
research-article

Fast exploration of bus-based communication architectures at the CCATB abstraction

Published:29 January 2008Publication History
Skip Abstract Section

Abstract

Currently, system-on-chip (SoC) designs are becoming increasingly complex, with more and more components being integrated into a single SoC design. Communication between these components is increasingly dominating critical system paths and frequently becomes the source of performance bottlenecks. It, therefore, becomes imperative for designers to explore the communication space early in the design flow. Traditionally, system designers have used Pin-Accurate Bus Cycle Accurate (PA-BCA) models for early communication space exploration. These models capture all of the bus signals and strictly maintain cycle accuracy, which is useful for reliable performance exploration but results in slow simulation speeds for complex, designs, even when they are modeled using high-level languages. Recently, there have been several efforts to use the Transaction-Level Modeling (TLM) paradigm for improving simulation performance in BCA models. However, these transaction-based BCA (T-BCA) models capture a lot of details that can be eliminated when exploring communication architectures. In this paper, we extend the TLM approach and propose a new transaction-based modeling abstraction level (CCATB) to explore the communication design space. Our abstraction level bridges the gap between the TLM and BCA levels, and yields an average performance speedup of 120% over PA-BCA and 67% over T-BCA models, on average. The CCATB models are not only faster to simulate, but also extremely accurate and take less time to model compared to both T-BCA and PA-BCA models. We describe the mechanisms that produce the speedup in CCATB models and also analyze how the achieved simulation speedup scales with design complexity. To demonstrate the effectiveness of using CCATB for exploration, we present communication space exploration case studies from the broadband communication and multimedia application domains.

References

  1. AHB CLI. 2003. http://www.arm.com/armtech/ahbcli.Google ScholarGoogle Scholar
  2. AMBA AXI. http://www.arm.com/armtech/AXI.Google ScholarGoogle Scholar
  3. Ben-Romdhane, M., Madisetti, V., and Hines, J. W. 1996. Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis. Kluwer Academic Pub. Norwell, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  4. Bergamaschi, R. A. and Raje, S. 1996. Observable time windows: Verifying the results of high-level synthesis. In European Conference on Design and Test. 40--50. Google ScholarGoogle ScholarDigital LibraryDigital Library
  5. Caldari, M., Conti, M., Coppola, M., Curaba, S., Pieralisi, L., and Turchetti, C. 2003. Transaction-level models for AMBA bus architecture using SystemC 2.0 In Design Automation and Test in Europe Conference and Exhibition. 26--31. Google ScholarGoogle ScholarDigital LibraryDigital Library
  6. Coware. http://www.coware.com.Google ScholarGoogle Scholar
  7. Davis, J. A. and Meindl, J. D. 1998. Is Interconnect the weak link? Circuit and Device Magazine, 30--36.Google ScholarGoogle Scholar
  8. D&T Roundtable. 2001. System-on-chip specification and modeling using C+++: Challenges and opportunities. IEEE Design and Test of Computers, 18, 3, 115--123. Google ScholarGoogle ScholarDigital LibraryDigital Library
  9. Flynn, D. 1997. AMBA: Enabling reusable on-chip designs. IEEE Micro, 17, 4. Google ScholarGoogle ScholarDigital LibraryDigital Library
  10. Gajski, D. D., Zhu, J., Dömer, R., Gerstlauer, A., and Zhao, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publ. Norwell, MA.Google ScholarGoogle Scholar
  11. Grötker, T., Liao, S., Martin, G., and Swan, S. 2002. System Design with SystemC. Kluwer Academic Publ. Norwell, MA. Google ScholarGoogle ScholarDigital LibraryDigital Library
  12. Hofmann, R. and Drerup, B. 2002. Next generation CoreConnect processor local bus architecture. In Annual IEEE International ASIC/SOC Conference. 25--28.Google ScholarGoogle Scholar
  13. Jang, H., Kang, M., Lee, M., Chae, K., Lee, K., and Shim, K. 2004. High-level system modeling and architecture exploration with SystemC on a network SoC: S3C2510 Case Study. In Design Automation and Test in Europe Conference and Exhibition. 538--543. Google ScholarGoogle ScholarDigital LibraryDigital Library
  14. Loghi, M., Angiolini, F., Bertozzi, D., Benini, L., and Zafalon, R. 2004. Analyzing on-chip communication in a MPSoC environment. In Design Automation and Test in Europe Conference and Exhibition. 752--757. Google ScholarGoogle ScholarDigital LibraryDigital Library
  15. NCSystemC. http://www.cadence.com/products/functional_ver/nc-systemc/index.aspx.Google ScholarGoogle Scholar
  16. Nicolescu, G., Sungjoo Yoo, and Jerraya, A. A. 2001. Mixed-level cosimulation for fine gradual refinement of communication in SoC design. In Design Automation and Test in Europe Conference and Exhibition. 754--759. Google ScholarGoogle ScholarDigital LibraryDigital Library
  17. OCP. http://www.ocpip.org.Google ScholarGoogle Scholar
  18. Ogawa, O., Bayon De Noyer, S., Chauvet, P., Shinohara, K., Watanabe, Y., Niizuma, H., Sasaki, T., and Takai, Y. 2003. A practical approach for bus architecture optimization at transaction level. In Design Automation and Test in Europe Conference and Exhibition. 176--181. Google ScholarGoogle ScholarDigital LibraryDigital Library
  19. Pasricha, S. 2002. Transaction level modeling of SoC with SystemC 2.0. In Synopsys User Group Conference. 55--59.Google ScholarGoogle Scholar
  20. Pasricha, S., Dutt, N., and Ben-Romdhane, M. 2004a. Extending the transaction level modeling approach for fast communication architecture exploration. In Design Automation Conference, 113--118. Google ScholarGoogle ScholarDigital LibraryDigital Library
  21. Pasricha, S., Dutt, N., and Ben-Romdhane, M. 2004b. Fast exploration of bus-based on-chip communication architectures. In International Conference on Hardware/Software Codesign and System Synthesis. 242--247. Google ScholarGoogle ScholarDigital LibraryDigital Library
  22. Paulin, P. G., Pilkington, C., and Bensoudane, E. 2002. StepNP: A system-level exploration platform for network processors. IEEE Design and Test of Computers, 19, 6, 17--26. Google ScholarGoogle ScholarDigital LibraryDigital Library
  23. Rowson, J. A. and Sangiovanni-Vincentelli, A. 1997. Interface-based design. In Design Automation Conference. 178--183. Google ScholarGoogle ScholarDigital LibraryDigital Library
  24. Scandurra, A., Falconeri, G., and Jego, B. 2003. STBus communication system: Concepts and sefinitions. Reference Guide, STMicroelectronics.Google ScholarGoogle Scholar
  25. Séméria, L. and Ghosh, A. 2000. Methodology for hardware/software co-verification in C/C++. In Asia and South Pacific Design Automation Conference. 405--408. Google ScholarGoogle ScholarDigital LibraryDigital Library
  26. Sylvester, D. and Keutzer, K. 1998. Getting to the bottom of deep submicron. In IEEE/ACM International Conference on Computer-Aided Design. 203--211. Google ScholarGoogle ScholarDigital LibraryDigital Library
  27. System Studio. http://www.synopsys.com/products/designware/system_studio/system_studio.htmlGoogle ScholarGoogle Scholar
  28. Wingard, D. 2001. MicroNetwork-based integration for SOCs. In Design Automation Conference. 673--677. Google ScholarGoogle ScholarDigital LibraryDigital Library
  29. Yim, J., Hwang, Y., Park, C., Choi, H., Yang, W., Oh, H., Park, I. and Kyung, C. 1997. A C-based RTL design verification methodology for complex microprocessor. In Design Automation Conference. 83--88. Google ScholarGoogle ScholarDigital LibraryDigital Library
  30. Zhu, X. and Malik, S. 2002. A hierarchical modeling framework for on-chip communication architectures. In IEEE/ACM International Conference on Computer-Aided Design. 663--670. Google ScholarGoogle ScholarDigital LibraryDigital Library

Index Terms

  1. Fast exploration of bus-based communication architectures at the CCATB abstraction

            Recommendations

            Comments

            Login options

            Check if you have access through your login credentials or your institution to get full access on this article.

            Sign in

            Full Access

            PDF Format

            View or Download as a PDF file.

            PDF

            eReader

            View online with eReader.

            eReader
            About Cookies On This Site

            We use cookies to ensure that we give you the best experience on our website.

            Learn more

            Got it!